News Home   User Login Username Password Lost Password? No account yet? Register Main Menu Home News People Information Downloads Support Site Map Latest Downloads Hybridthreads Compiler: Generation of Application Specific Hardware Thread Cores from C (687) Supporting High Level Language Semantics Within Hardware Resident Threads (1051) RCC Project: Investigating the Feasibility of FPGA-Based Petascale Computing (962) Memory Hierarchy for MCSoPC Multithreaded Systems (1135) htc_v1_setup (267) Downloads Home Search document Document details Details for Implementing the Thread Programming Model on Hybrid FPGA/CPU Computational Components Property Value Name Implementing the Thread Programming Model on Hybrid FPGA/CPU Computational Components Description Andrews, D., Niehaus, D., Jidin, R., Implementing the Thread Programming Model on Hybrid FPGA/CPU Computational Components, Proceedings of the 1st Workshop on Embedded Processor Architectures (WEPA) held in conjunction with the International Symposium on Computer Architecture, February, 2004, Madrid, Spain. Filename wepa.pdf Filesize 44.41 KB Filetype pdf (Mime Type: application/pdf) Creator peckw Created On: 09.02.2004 13:53 Viewers Everybody Maintained by Hits 786 Hits Last updated on 26.07.2006 14:16 Homepage Download View Back

© 2008 HThreads

Joomla! is Free Software released under the GNU/GPL License.