Design, Implementation and Performance Evaluation of Synthetic Aperture Radar Signal Processor on FPGAs

> Hemang Parekh Masters Thesis MS(Computer Engineering) University of Kansas

> > 23rd June, 2000

Committee: Dr. Gary Minden (Chair) Dr. Joseph Evans Dr. Arvin Agah

Presentation Outline

- Motivation
- SAR Signal Processing
- Target Architecture and Design Flow
- Design and Implementation
- Implementation results
- Conclusion
- Future Work

Some Acronyms used in this presentation

| ASF | Alaska SAR Facility |
|-------|---|
| ACS | Adaptive Computing Systems |
| CCSD | Computer Compatible Signal Data |
| CEOS | Committee on Earth Observation Satellites |
| DARPA | Defense Advanced Research Projects Agency |
| ERS | European Remote Sensing Satellite |
| ESA | European Space Agency |
| FPE | Functional Programming Environment |
| PRF | Pulse Repetition Frequency |
| SAR | Synthetic Aperture Radar |
| | |







SAR Signal Processor





Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs



Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs



Some Facts and Specs.

• Software Signal Processor, aisp, from ASF

- Raw Data from ERS-1 satellite, in 5 bit real and 5 bit imaginary, zero-padded to make up a byte
- A patch of 4096 x 4096 data pixels considered.

SAR Signal Processing

Range Processing

- Complex raw data correlated with a matched filter (same for all azimuth distance)
- Matched filter response obtained from the chirp characteristics

Azimuth Processing

- Range Compressed data correlated with a matched filter
- Matched filter response obtained from the Doppler history of the echoed signal
- Matched filter different for each range line.

Range Migration x1 • After Range Compression • Input from one range line can appear • Range migration

- at output of matched filter, delayed and associated with next range line.
- For SAR, this Doppler induced error inevitable.
- Doppler-induced shift range curvature
- earth rotation causes range walk
- resultant migration path parabolic
- However, for ERS-1, calculating using orbit parameters, the maximum migration, a couple of range lines.
- This feature exploited in implementation.
- Since Doppler induced migration, range migration correction in Doppler freq. domain
- Since the calculated value of migration will not be a whole integer, interpolation is used. ASF uses an 8 point interpolation vector for range migration correction.





SAR Signal Processing

- Main units of Signal Processing are:
 - Matched Filtering for range compression
 - Matched Filtering for azimuth compression
 - Range Migration Correction

• Correlation works faster by

- Taking Fourier transform of input (time--> frequency)
- Multiply it with complex conjugate of frequency response of matched filter
- Taking inverse Fourier transform (frequency --> time)
- Hence an efficient FFT algorithm(4096 point FFT) would be required.



Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs

Target Architecture and Design Flow



Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs





Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs

20

Design And Implementation Of SAR Signal Processor On FPGAs



Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs

Fast Fourier Transform

Address Generation

| Stage 0 | Stage 1 | Stage 2 | Stage 3 |
|---------|------------------------|------------------------|-----------------------|
| 0000 | ∕ 0 <mark>0</mark> 00∕ | 00 <mark>0</mark> 0 | ∕000 <mark>0</mark> ∕ |
| 000 1 | 0 <mark>1</mark> 00 | ∕00 <mark>1</mark> 0∕∕ | 000 <mark>1</mark> |
| 001 0 | < 0 <mark>0</mark> 01 | 00 <mark>0</mark> 1 | ∕001 <mark>0</mark> ∕ |
| 001 1 | 0 <mark>1</mark> 01 | < 00 <mark>1</mark> 1 | 001 <mark>1</mark> |
| 010 0 | < 0 <mark>0</mark> 10 | 01 <mark>0</mark> 0 | < 010 <mark>0</mark> |
| 010 1 | 0 <mark>1</mark> 10 | < 01 <mark>1</mark> 0 | 010 <mark>1</mark> |
| 011 0 | 0 <mark>0</mark> 11 | 0101 | 011 <mark>0</mark> |
| 011 1 | 0 <mark>1</mark> 11 | 01 <mark>1</mark> 1 | 0111 |
| 100 0 | 1 <mark>0</mark> 00 | 10 <mark>0</mark> 0 | < 100 <mark>0</mark> |
| 100 1 | 1 <mark>1</mark> 00 | 10 <mark>1</mark> 0 | 100 <mark>1</mark> |
| 101 0 | 1 <mark>0</mark> 01 | 10 <mark>0</mark> 1 | 101 <mark>0</mark> |
| 101 1 | 1 <mark>1</mark> 01 | 1011 | 1011 |
| 110 0 | 1 <mark>0</mark> 10 | 11 <mark>0</mark> 0 | 110 <mark>0</mark> |
| 110 1 | 1 <mark>1</mark> 10 / | 11 <mark>1</mark> 0 | _110 <mark>1</mark> |
| 1110 | 1 <mark>0</mark> 11 | 11 <mark>0</mark> 1 | 111 <mark>0</mark> |
| 1111 | 1 <mark>1</mark> 11 | 11 <mark>1</mark> 1 | /111 <mark>1</mark> / |
| | | | |



• Correct location: (bitwidth - stage_num.)



BDE Diagram for FFT Address



Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs

Range Migration



BDE Diagram for RM

Cache

- Since offset Maximum 3-4 range lines
- 8-point interpolation
- so data along range required is ~12 and so
- CACHE of 16 next possible values

Azimuth Reference Generation



BDE Diagram for AZREF

- •Calculated from precomputed Doppler history
 - Doppler history -- Doppler Centroid, and Doppler rate



| Modules | FFT | RC | RM | AZ_REF | AZ_C |
|-------------------|----------|--------|---------|----------|---------|
| % Device Util. | 40 | 37 | 61 | 63 | 50 |
| Cycles/memory | 10322000 | 921700 | 4671200 | 10679000 | 1843300 |
| Clock (MHz) | ~13 | ~14 | ~10 | ~10 | ~13 |
| Time (sec)/memory | 0.794 | 0.066 | 0.467 | 1.068 | 0.142 |
| Mem. reload/patch | 60 | 60 | 60 | 60 | 30 |
| Time (sec)/patch* | 11.12 | 0.924 | 6.538 | 14.95 | 3.976 |

Implementation Figures

Time to process a module

Note: Lines/patch = 4096

- FFT most time intensive of all the processes
- 4 FFT modules per patch. (R.FFT, R.IFFT, A.FFT, A.IFFT)
- Total time: 4(11.12) + 0.9 + 6.5 + 14.95 + 3.98

= 70.81 seconds

*For #PEs = 5





Comparison with Software Implementation

| Implemo | entation | Time for actual computation (sec)/ Total time (sec) | | | |
|-------------------------------|-----------------|--|--|--|--|
| Software - ASF | 's aisp utility | 103/106.4 | | | |
| Using regular memory transfer | | | | | |
| | 1 | 394.9/402.34 | | | |
| #PEs | 3 | 232.43/240.05 | | | |
| | 5 | 195.69/203.32 | | | |
| Using DMA memory transfer | | | | | |
| | 1 | 310.57/318.13 | | | |
| #PEs | 3 | 136.37/145.6 | | | |
| | 5 | 95.32/102.56 | | | |



Design, Implementation and Performance Evaluation of SAR Signal Processor on FPGAs

32

Conclusion

Demonstrates the design and FPGA implementation of certain SAR algorithms.
Shows efficient use of reprogrammability of FPGA by loading different stages of the signal processor.
This work also shows the effectiveness of FLASH and BDE in implementing such a complex design.
SAR image generated shows a successful implementation of a prototype SAR signal processor on FPGA.

•However, memory I/O, a bottleneck. larger memory size should provide better performance.

Future Work

Some of the possibilities...

- Incorporate speckle reduction, Interferometry etc
- Higher Radix FFT usage
- Incorporate preprocessing on FPGAs.
- Generalize design for other Radar like SIR-C, JERS, etc.
- Floating point implementation to increase resolution

