# Wavelet transform based Adaptive Image Compression on FPGA

#### **Sarin George Mathen**

Masters Thesis M.S. Computer Engineering University of Kansas June 23, 2000.

Thesis Committee: Dr. Joseph Evans, Chair Dr. Gary Minden Dr. John Gauch





# **Presentation Outline**

- Motivation
- Hardware Platform
- Wavelets, Wavelet transform
- Wavelet transform based image compression
- Design and implementation of the encoder
- Results
- Conclusions & Future Work





# Motivation

#### Why adaptive image compression?

- Application specific compression requirements For example, different compression requirements for a video conference, a streaming movie ...
- Changing bandwidth availability of the underlying network, in case of a real time transmission

For example, a congested network, peak usage time ...

#### **Key requirements**

- Support different levels of compression
- Real time performance in both <u>encoding</u> and <u>switching</u> between codecs





# Motivation

### Why reconfigurable hardware (FPGA) ?

• For computationally expensive problems, Von-nueman model is not enough, need a hardware intensive solution/parallel implementation For example, a 30 tap FIR filter takes 30 cycles for advancing one unit of real time on a DSP microprocessor

## **FPGAs are ideal**

- Same piece of silicon re-used for different configurations/codecs
- Real time performance in encoding, about 10 frames/second
- Real time performance in switching between configurations, 108 ms to reconfigure a 4036 -36x36 CLBs (time taken by Wildforce APIs, 290 ms to reconfigure a 4085 -56x56 CLBs actual device timing may be faster)





# Hardware platform

## Xilinx FPGAs:

- Look up table based FPGAs, organized as a matrix of CLBs
- Programmable elements: LUTs +MUXes in CLBs, routing switches ...
- Challenges: getting a high clock rate

(routing resource run out fast, use about < 40% of the CLBs, avoid many logic levels, use pipelined design, use plenty of flops)







June 23, 2000

Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)



# Hardware platform

#### *Wildforce* PCI plug-in board:

- 5 Processing Elements (PEs) Xilinx 4085 FPGAs
- Embedded memory 1MB attached to each PE
- Other interconnects FIFO, Crossbar, SIMD ...
- Challenges: getting the best out of embedded memory (read/write turn around latency, host/FPGA sequential access)



Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)





#### What are wavelets?

- Localized functions zero outside a finite interval
- Mean zero

#### What is a wavelet basis?

• Different basis vectors are formed by dilations and translation of the mother wavelet

# What makes a basis desirable?

- Compact support: *localized in space/time* zero outside a finite interval, suitable for an FIR implementation
- Vanishing Moments:

First *p* moments be zero *localized in frequency* 

• Smoothness:

Higher derivatives be zero

•Orthogonality/Bi-orthogonality - <u>perfect reconstruction</u>



Haar Wavelet







(Adaptive Computing Systems project)



Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)



# Wavelets

#### Wavelet transform based image compression

- DWT coefficients of input image multiple levels of wave-letting
- Coefficients are quantized coefficients in each subband is quantized separately
- Coefficients are zero thresholded, different subbands have different thresholds
- Longs spells of zero are run length encoded
- The coefficients are then entropy encoded

#### Achieving different compression ratios

• Use different sets of zero thresholds





#### **Design Specs**

- Input image: 512x512 pixel, gray scale frame, 8 bits/pixel
- Support 3 different configurations of encoder with varying levels of compression

### **Design Partition - 2 stages**

- <u>Stage 1</u>: DWT coefficients over 3 stages of wave-letting
- <u>Stage 2</u>: Dynamic Quantization, Zero thresholding, RLE of zeroes and.
  - Entropy encoding of DWT coefficients
- 2 stages are implemented on 2 separate PEs





June 23, 2000

Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)



## **Stage 1 - DWT coefficients**

- Input: 8 bit pixels, Output: DWT coefficients 16 bits
- 2 pixels/WORD, 512 Rows and 256 Columns, 0.5 MB
- From 512 pixels in a row, extract 256 low frequency coefficients + 256 high frequency coefficients
- Symmetric extension at the boundaries



• Only *f* coefficients are used in next stage, write back 2 consecutive *f*s to one WORD, next stage reads only alternate WORDs, we save on memory READs





• Mallot ordering: Write back 256 fs followed by 256 gs - needs extra temporary storage

June 23, 2000

Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)



### **Stage 1 - DWT coefficients**

- Extend same scheme of interleaved memory access along Y direction
- But now the 2 values obtained in a READ are not consecutive pixel values of a column rather they are one pixel each of two parallel columns
  Input Data
  Coefficient data

#### 3 stages of Wave-letting

- Stage 1 On rows and columns of length 512
- Stage 2 On rows and columns of length 256
- Stage 3 On rows and columns of length 128







Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)







Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)



### **Stage 2 - Zero thresholding and RLE for zeroes**

- Coefficients with magnitude lesser than the threshold are truncated to ZERO
- Separate thresholds are used for each subband
- After thresholding, many coefficients are truncated to zero, long runs of zeroes are replaced by their count
- Maximum countable run is 240 longer runs are broken up





Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)





Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)







June 23, 2000

Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)







(Adaptive Computing Systems project)



#### **Throughput measurements**

Memory write from host 0.5 MB	4.017 ms
PE1 running time @ 24MHz	57.402 ms
Memory read from host 1.0 MB	8.401 ms
Memory write from host 1.0 MB	7.948 ms
PE2 running time @ 24MHz	5.510 ms
Memory read from host 1.0 MB	8.394 ms

Various delays along a single thread of execution



June 23, 2000

Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)





Lena- Original Image

#### **PSNR and RMS computation**

$$MSE = \frac{1}{512X512} \sum_{i=1}^{i=512} \sum_{j=1}^{j=512} [p(i, j) - p'(i, j)]2$$
$$RMSE = \sqrt{MSE}$$

 $PSNR = 20 \log_{10}(255 / RMSE)$ 



Medium compression

Maximum compression



June 23, 2000 Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)





Barbara - Original Image

# Test images used and reconstructed images



Minimum compression

June 23, 2000



Medium compression



Maximum compression



Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)





Goldhill- Original Image

Minimum compression

## Results

# Test images used and reconstructed images



Medium compression





June 23, 2000 Wavelet transform based adaptive image compression on FPGA (Adaptive Computing Systems project)



#### **Compression ratio, bpp, RMS, and PSNR**

	LENA				BARBARA				GOLDHILL			
Configuration	Comp ratio	bpp	PSNR (dB)	RMS	Comp ratio	bpp	PSNR (dB)	RMS	Comp ratio	Bpp	PSNR (dB)	RMS
Config. 1 Minimum compression	9.11	0.878	30.783 (31.102)	7.368 (7.102)	8.82	0.906	24.891 (25.024)	14.520 (14.299)	8.7	0.916	29.733 (30.045)	8.314 (8.021)
Config. 2 Medium compression	47.18	0.169	29.630 (30.015)	8.414 (8.049)	32.01	0.249	24.412 (24.589)	15.343 (15.033)	43.18	0.185	28.001 (28.014)	10.150 (10.134)
Config 3 Maximum compression	69.58	0.114	28.040 (28.120)	10.104 (10.012)	53.33	0.149	23.525 (23.556)	16.992 (16.932)	72.09	0.110	26.355 (26.446)	12.267 (12.140)





#### **Implementation Costs - Device Utilization**

Block	LUTS (4)	LUTS (3)	CLB flops	Total CLBs	I/O Bufs	I/O flops	Gate count	Timing (MHz)
Stage 1	547	109	406	399 (12%)	75	88	8244	26.553
Stage 2 Conf. 1	1248	356	924	890 (28%)	77	88	17058	36.381
Stage 2 Conf. 2	1297	367	975	948 (30%)	77	88	17937	31.254
Stage 3 Conf. 3	1297	373	965	925 (29%)	77	88	17830	34.632





# **Conclusions and Future work**

#### Conclusions

- We have achieved a throughput of 10 frames/second (frames = 512x512)
- The encoder supports 3 different configurations offering different compression levels at the expense of precision
- The same piece of silicon is reconfigured for different encoders

#### **Future work**

- Implement a similar decoder in FPGA, demonstrate the adaptability of the encoder-decoder pair
- Use Crossbar/SIMD for transferring data from PE1 to PE2
- Investigate other methods to achieve variable compression levels
  - changing number of wave-letting stages



