The objective of this project is to learn to load and run the ModelSim simulator that you will use for all laboratories in this class. Download the VHDL example from the Resources age and simulate it for your TA. Below you will find links to an RTL library as well as the example you will run through the tools in lab.

Download Lab Assignment
Download RTL Library
Download Example