Performance of an Electrically Small Antenna Amplifier Circuit

R.A. SAINATI, Member IEEE
Honeywell, Inc.
D.E. FESSENDEN, Member IEEE
Naval Underwater Systems Center

Abstract

A technique is presented to calculate the noise figure and available power gain for electrically small antenna amplifier circuits over a wide bandwidth. The method permits reasonable predictions of circuit performance solely from the manufacturer's transistor data, i.e., without resorting to extensive measurements. Results for a system designed for 10 kHz to 500 MHz coverage are presented. The agreement between the calculated and measured noise figures and available power gain is within 3 dB over most of the frequency range.

Introduction

There often exist situations in which electrically small antennas must be used because of mechanical or other constraints. The disadvantages of employing them are well known and become greater when wide bandwidths (e.g., a decade or more) are required. System sensitivity can be adversely affected by the high antenna impedance in receiving applications. Also, narrowband tuning to improve performance is difficult or undesirable for a remotely located antenna or one that feeds several receivers. One approach is to design a wideband amplifier that becomes an integral part of the antenna to provide an interface between the antenna and receiver and to establish a reasonable system noise figure. Meinke has done considerable experimental work in this area although the bandwidth used in that paper is not as wide as the one used here [1,2]. One of the most significant analytical efforts in the area of active antennas is that of Wong [2]. What is still needed is a simple analytical procedure to predict antenna-amplifier performance without resorting to time-consuming measurements of transistor characteristics before the design is actually started.

This paper describes the technique used to predict and design an amplifier for an electrically small monopole antenna over the extremely wide 10 kHz to 500 MHz range.

Because the noise figure and available power gain of an amplifier are a function of source impedance, it is necessary to develop an equivalent circuit for antennas used in laboratory bench measurements. The antenna in this case was a vertical monopole that was electrically small and could be represented by a voltage generator, a resistance, and a capacitance in series [Fig. 1(A)]. The measured antenna capacitance of the particular structure used was 6 pF. The resistance is difficult to simulate over a wide bandwidth because it is a function of frequency; therefore, a value of 25 Ω was chosen. This permitted the use of a 50 Ω signal generator to simulate signals received on the antenna for sensitivity and available power gain measurements. The actual dummy antenna circuit is shown in Fig. 1(B).

II. Circuit Description

The designed and analyzed amplifier circuit is shown in Fig. 2. It consists of a common source junction field effect transistor (JFET) as the first stage followed by a wideband bipolar (AVANTEK GPD-462) amplifier. Comparison of the noise performance of various active devices indicates that, for a predominately capacitive source, a common source JFET provides the best combination of noise figure and available power gain compared to other FET and bipolar transistor amplifier configurations. Later it is shown that the first stage has an available power gain of less than 3 dB over the entire bandwidth available.

\[ f = \frac{1}{2\pi RC} \]

where \( R \) is the resistance to the antenna and \( C \) is the capacitance of the source.

The equivalent circuit configuration for a given antenna circuit model may include terms for various resistances and capacitances. Figure 1(B) shows the equivalent circuit described above for that configuration. The series values are:

\[ f_1 = \frac{1}{2\pi RC} \]

where

\[ g_m \]

\[ a_s \]

\[ a_d \]

\[ a_c \]

\[ k \]

\[ q \]

\[ t \]

\[ I_s \]

\[ C_{ed} \]

\[ C_{es} \]

\[ C_{in} \]

\[ G_b \]

\[ R_s \]

\[ R_a \]

SAINATI
of less than one; therefore the second stage must be as low noise as possible and must provide appreciable available power gain. Further analysis indicates that additional common source stages would satisfy the requirements; however, this would be at the expense of bandwidth. An approach that preserves the bandwidth is to use a commercial GPD-462 wideband bipolar amplifier, which provides the available power gain. As is shown here, a large value for the gate return resistance ($\simeq 140$ M$\Omega$) is required to reduce the noise figure at very low frequencies (VLFs).

### III. Theory and Measurements

The noise figure of a noisy two-port is [3]

$$f = 1 + \frac{\langle e_i^2 \rangle + \| Z_o \|^2 \langle i_i^2 \rangle + 2 \text{Re}(\langle e_i e_i \rangle Z_o)}{\langle e_i^2 \rangle}$$

where $e_i$, $i_i$ are equivalent noise sources at the input to the two-port, $Z_o = R_o - jX_o$ is the antenna impedance, and $e_i$ is the thermal noise voltage of the source resistance.

The noise model of an FET in a common source configuration is shown in Fig. 3 [4,5]. The expressions given in Fig. 3 are derived from noise sources and circuit models presented in [4,5]. The expressions also include the noise generated in the gate return resistance ($G_n$) and the load resistance ($G_l$). The noise figure of the first stage can be found using the expressions in (1). After much manipulation and assuming that $G_n \ll (\omega C_m)^2$, $g_m \gg (\omega C_m)^2$, and $g_m C_m \gg G_n$, which is the usual case, (1) becomes

$$f_1 = 1 + \left(1/g_m R_o\right)\left[\alpha_d + \left(R_o^2 + X_o^2\right)(\omega C_m)^2\left(\alpha_d - 2\alpha_e + \alpha_o\right) + (g_m/\omega C)^2\right]$$

$$+ (2C_m/\omega C)(G_n + qI_s/2kT)$$

where

- $g_m$: transconductance
- $\alpha_d$: dimensionless factor ($\simeq 0.12$ at pinchoff) [4]
- $\alpha_e$: dimensionless factor ($\simeq 0.67$ at pinchoff) [4]
- $\alpha_o$: dimensionless factor ($\simeq 0.11$ at pinchoff) [4]
- $k$: Boltzmann's constant ($1.38 \times 10^{-23}$ J/K)
- $q$: electronic charge ($1.6 \times 10^{-19}$ C)
- $t$: temperature (298 K)
- $I_s$: gate leakage current
- $C_{gt}$: gate to drain capacitance
- $C_{gp}$: gate to source capacitance
- $C_{in}$: $C_{pd} + C_{ps}$ is the input capacitance
- $G_n$: 1/$R_n$
- $R_n$: gate return resistance (140 M$\Omega$)
- $R_o$: dummy antenna resistance (25 $\Omega$)

$X_o$ is 1/$\omega C$ is the dummy antenna capacitive reactance

$C$: $C_o/(1 - \omega^2 LC_o)$ is the effective dummy antenna capacitance

$C_o$: dummy antenna capacitance (6 pF)

$L$: 0.0116 $\mu$H is the capacitor lead inductance (calculated from the measured capacitance of the dummy antenna).

At frequencies below 100 MHz, approximations $X_o \gg R_o$ and $C \simeq C_o$ can be made. The FET noise figure expression (2a) now becomes

$$f_1 = 1 + \left(1/R_o g_m\right)\left[\alpha_d + \left(C_m/C_o\right)^2\left(\alpha_d - 2\alpha_e + \alpha_o\right) + (g_m/\omega C)^2\right]$$

$$+ (G_n + qI_s/2kT).$$

The U311 (first stage) JFET parameters are [6]

- $C_{st}$: 2.5 pF
- $C_{ps}$: 5 pF
- $g_m$: 15 mmho
- $I_s$: 150 pA.

Substituting the above into (2b) results in

$$f_1 = 8.896 + 0.286/f_{MHz}.$$  

Note that at VLFs the second term is dominant and from (2b) may be written as

$$f_{1,VLF} = \left(1/R_o (\omega C_o)^2\right)\left(G_n + qI_s/2kT\right).$$

The importance of having a high value gate return resistance is clearly evident. The shot noise term caused by the gate leakage current ($I_s$) is important in JFETs and, in this case, the noise figure is 1.5 dB higher than when the term is neglected. The simplicity

---

SAINATI/FESSENDEN: PERFORMANCE OF AN ELECTRICALLY SMALL ANTENNA AMPLIFIER CIRCUIT 89
of (2b) allows for a quick but reasonably accurate determination of first stage noise figure. It also provides a means for determining the effect of any parameter change.

To determine the overall noise figure of the antenna amplifier circuit, the formula for amplifiers in cascade is used, i.e.,

\[ f = f_1 + (f_2 - 1)/g_1 \]  

where \( f \) is the noise figure of the first stage (U311), \( f_2 \) is the noise figure of the second stage (GPD-462), and \( g_1 \) is the maximum available power gain of the first stage.

The maximum available power gain is given by [7]

\[ g_1 = (\text{Re}(Y_a)/\text{Re}(Y_o)) [Y_{21}/(Y_{11} + Y_{21})]^2 \]  

where \( Y_o = 1/Z_o \), \( Y_a \) is the first stage output admittance, \( \text{Re}(Y_a) \approx \text{Re}(Y_o) + (g_m C_{in}/(C_{pd} + C_{es} + C)) \), and \( Y_{11}, Y_{21} \) are the first stage short circuit admittance parameters \( (Y_{11} = j\omega (C_{es} + C_{pd}) \text{ and } Y_{21} = g_m) \).

Before \( g_1 \) can be calculated, it is necessary to determine the load admittance \( (Y_L) \) on the JFET stage because it appears in \( Y_o \). The 2.7 mH load inductance has a measured direct current resistance of 25 Ω and is resonant at 2 MHz. Therefore, it can be shown that the calculated value of \( \text{Re}(Y_L) \) is negligible compared with the other terms in \( \text{Re}(Y_o) \). Also, after much manipulation,

\[ g_1 = G_a [g_m^2 + (\omega C_{pd})]/(\omega C_{pd} G_a + g_m) \cdot (\omega C_{in} + B_o)] \]  

where

\[ G_a = R_a/(R_a^2 + X_a^2) \]

\[ B_o = X_o/(R_a^2 + X_a^2) \]

Below 100 MHz, the gain becomes

\[ g_1 = g_m R_a C_o^2/[C_{pd} (C_{in} + C_a)] = 0.4 (-4 \text{ dB}) \]  

It is interesting to note that \( g_i \) is now independent of frequency. Again the simplicity of (7b) results in a rapid determination of \( g_1 \) and of various parameter tradeoffs.

The noise figure of the GPD-462 amplifier is listed as 6 dB for a 50 Ω source impedance. It is necessary to determine the new noise figure when the source impedance is the output impedance of the JFET. This may be done quite easily if it is assumed that the output noise is constant, i.e., the source impedance change in \( \text{Re}(Y_o) \) is the same as the change in \( \text{Re}(Y_o) \) for the two different loads.

\[ f = 8.9 \]

\[ = 38.6 \]

where in (8a) \( f_2 = 2.7 \) is the first stage noise figure of the stage.

It is clear that the result in (8a) is absurd. Even so, it is determined that the noise figure of the JFET stage is about 2.7 dB. This result is supported by the published data. It is therefore left to the reader to calculate \( f_1 \). In the present analysis \( f_1 \) is

\[ f = 16.4 \]

The importance of the noise figure of the "matched" impedance changes the importance of the high source bias resistor. At HF an impedance of 50 Ω is minimum for the lowest noise figure.

By way of a practical consideration, it would result in an increase of the noise figure by 2 dB. This increase is quite significant when using the GPD-462.
put noise power available from the GPD-462 is constant, i.e., that it is independent of the “slight” change in source impedance. It can be shown that the change in noise figure is the change in mismatch loss (ML). The calculated output impedance of the JFET is a function of frequency and has a constant standing wave ratio (SWR) of about 12:1 based upon the published input impedance of 30 Ω for the GPD-462; therefore, ML = 5.4 dB. The ML from a 50 Ω source into the amplifier is 0.3 dB. This results in a noise figure, using a JFET impedance source, of 11.1 dB (f₂ = 12.9). Then the overall noise figure becomes

\[ f = 8.9 + \frac{0.286}{f_{\text{MH}}} + 29.7 \]  
\[ = 38.6 + \frac{0.286}{f_{\text{MH}}} \]  

where in (8a) the terms \(8.9 + \frac{0.286}{f_{\text{MH}}} \) represent the first stage, and the term 29.7 represents the second stage.

It is difficult to measure the noise figure directly when the source impedance is not 50 Ω. For this reason, sensitivity measurements were made and converted to the noise figure. A comparison between the calculated noise figure and that developed from the sensitivity measurements using the dummy antenna shows reasonable agreement (Fig. 4). The procedure used here is shown to be valid by better than 3 dB agreement over most of the broad frequency range. A comparison of the first and second stage contributions above 1 MHz (8a) to the overall noise figure indicates that the second stage is the main contributor; this is caused by the poor power gain of the first stage. Because the JFET parameters are as good as can be obtained for wideband applications, the most practical way to increase available power gain is by making the antenna longer. This would increase the antenna capacitance and resistance. However, increased antenna size is not always possible for many applications.

If the output impedance of the first stage of the amplifier could somehow be converted to 50 Ω, then \( f₂ = 4 \) (i.e., 6 dB) and the overall noise figure below 100 MHz would become

\[ f = 16.4 + \frac{0.286}{f_{\text{MH}}} \]  

The improvement in noise figure is shown in Fig. 4 as the “matched” case for the amplifier circuit. At VLF, the improvement is slight or nonexistent because the bias resistance term is the predominant noise source. At HF and above, the improvement would be a maximum of 4 dB.

By way of comparison, the noise figure which would result from using only the GPD-462 is shown in Fig. 4. As expected, except at the high end of the frequency range where the antenna impedance is low, the GPD-462 has a much higher noise figure.

The available power gain of the antenna amplifier circuit is the product of the available power gains of the first [see (7)] and second stages. The GPD-462 insertion gain is 13 dB in a 50 Ω system and its published output impedance is 80 Ω. The available power gain may be calculated using the insertion gain by incorporating the three MLs. It can be shown that second stage gain \( g₂ \) is

\[ g₂ = g₁(\text{ML}) \]  

where \( g₁ = \text{insertion gain and ML = ML-80/50} \) \[ \text{(ML-50/30)/ML-360/30} \].

The notation \( \text{ML-80/50} \), and so on, denotes the mismatch loss between an 80 Ω and 50 Ω impedance, etc. Below 100 MHz the output impedance of the JFET stage is approximately real and the calculated value is 360 Ω. The result of (10) is a calculated 8 dB available power gain for the second stage. Therefore, below 100 MHz the calculated antenna amplifier circuit gain becomes 4 dB. The available power gain of the entire circuit was developed from insertion gain measurements and is shown in Fig. 5 along with the calculated value. Again the agreement is within 3 dB over most of the frequency range which is satisfactory considering the ease of evaluating (7) and (10). The low frequency rolloff of the measured data below 100 kHz is caused by the fact that the Re \( (Y_z) \) is no longer negligible. Also shown is the available power gain when just the GPD-462 is used.

The available power gain of the entire circuit should be high enough to ensure that the antenna amplifier is setting the overall noise figure. In the example provided, this could be ensured by using an additional GPD-462 amplifier, or comparable 50 Ω low noise amplifier (depending upon the length of transmission line to the receiver).
IV. Conclusion

It has been shown that by using the manufacturer's transistor parameters it is possible to predict wideband antenna circuit performance with relatively simple calculations and without extensive measurements. Calculations of the noise figure and available power gain for a circuit designed to cover a 10 kHz to 500 MHz range agree with measured values to within 3 dB over most of the frequency range. The criterion for performance is, of course, the field strength sensitivity measured with the actual antenna installed in an operational situation. Below 30 MHz, it is desirable that the antenna and preamplifier be atmospherically noise limited. This determination could be made by a knowledge of the actual antenna impedance and comparing the antenna amplifier noise figure with the atmosphere noise figure [8].

References


Robert A. Sainati received the B.S.E.E. and M.S.E.E. degrees from the University of Illinois in 1968 and the Ph.D. degree in electrical engineering from the University of Connecticut in 1978.

From 1968 to 1980 he was employed by the Naval Underwater Systems Center, New London, CT. His work involved VLF propagation studies, UHF and microwave antenna design, and microwave systems analysis. He is currently employed by the Defense Systems Division, Honeywell, Inc., and is involved in millimeter antenna design.

Dennis E. Fessenden (S'58—M'61) was born in Bangor, ME, on March 10, 1938. He received the B.S.E.E. degree from the University of Maine, Orono, in 1960 and the M.S.E.E. and Ph.D. degrees from the University of Rhode Island, Kingston, in 1966 and 1971, respectively.

Since 1960 he has been employed by what is now the Electromagnetic and Electro-Optic Sensors Division, Naval Underwater Systems Center, New London, CT. His work involves antenna problems such as electromagnetic scattering from rough surfaces and propagation in and above conducting media. Recently his work has focused on antenna design and analysis using finite difference and moment method techniques.

Abstract

Transistor and linear fourpoles are used in phase-locked-loop circuits in order to compensate an interferer generated at a carrier frequency. The compensation was initially done by analog methods. Computers and modelers are now being used to compensate for the interference. The use of such error correction techniques is shown to be effective.

Manuscript received November 2, 1980.

Authors are with the Department of Electrical Engineering, Faculty of Engineering, Osaka University, Suita, 565, Japan.