## BandWatch: A System-Wide Memory Bandwidth Regulation System for Heterogeneous Multicore

Eric Seals

Garmin

erjseals@gmail.com

#### Michael Bechtel

University of Kansas

mbechtel@ku.edu


Heechul Yun

University of Kansas


heechul.yun@ku.edu

#### Heterogeneous multicore

- Platforms deliver high throughput
- Shared resource contention can cause major slowdowns
  - CPU's cache
  - DRAM




#### **Shared Resource Contention**



- Memory systems shared by both GPU and CPU
- MC must handle requests from GPU and CPU

#### Memory Bandwidth Regulation

• MC must handle requests from GPU and CPU



#### **BandWatch Contributions**


- Holistic bandwidth regulation for heterogeneous multicore systems
- Integrates hardware-software GPU-CPU throttling
- Employs an adaptive strategy
- Extensively tested, ensuring optimal isolation
- Demonstrates improved throughput

## Outline

- Motivation
- Background
- BandWatch
- Evaluation
- Discussion
- Conclusion


## Tegra X1 SoC

- Maxwell GPU
- Quad-core ARM Cortex-A57 CPU
- Shared Memory Controller
  - 4 GB LPDDR4, 1600MHz at 25.6 GB/s




# HW Support for Memory Throttling

- Priority Tier Snap Arbiters
- CPU is high-priority
- GPU is low-priority



#### **GPU** Throttling Evaluation

- 32 degrees of throttling
- Throttles bandwidth from 11GB/s to 0.1GB/s






## Memory Controller Utilization Monitoring

- Tegra X1 Activity Monitors
  - MC-ALL (total memory events)
  - MC-CPU (CPU memory events)
- Utilization
  - $\circ$   $U_{all}$ : total memory utilization using MC-ALL
  - $U_{cpu}$ : CPU's memory utilization using MC-CPU data
  - $U_{gpu}$  : GPU's memory utilization from  $U_{all}$   $U_{cpu}$

### CPU Bandwidth Throttling: MemGuard<sup>[3]</sup>

- MemGuard manages individual CPU cores
- Assigns each core a fraction of total allowed bandwidth
- Stalls CPU core if it exceeds the bandwidth budget



# Outline


- Motivation
- Background
- BandWatch
- Evaluation
- Discussion
- Conclusion

#### System Model

- Multicore processor with shared DRAM
- Partition between RT and NRT tasks
- One CPU core typically reserved for RT
- Flexible partitioning schemes supported
- BandWatch: isolate RT, maintain NRT performance

### BandWatch

- Activity Monitor provides MC utilization
- Hardware-assisted GPU bandwidth throttling
- MemGuard regulates
   CPU bandwidth



#### BandWatch Runtime Regulation Algorithm

#### High-Level:

- Check RT core memory traffic
- Skip if RT core has low memory usage
- For high RT activity, NRT CPU and GPU are throttled
- Dynamic throttling
  - NRT CPU limited to 75 MB/s
  - GPU proportional to CPU memory usage

```
1 function periodic timer handler ;
2 begin
       B_{rt} \leftarrow \text{RT core's memory usage};
3
       if B_{rt} > T_{cpu} then
4
            foreach NRT core c_i do
 5
                program c_i to throttle at T_{cpu};
6
           U_{cpu} \leftarrow CPU's memory utilization ;
 7
           TL_{gpu} = \frac{U_{cpu}}{U_{cmu}^{max}} * TL_{gpu}^{max};
 8
           program MC to throttle GPU at TL_{apu};
9
       else
10
            foreach NRT core c_i do
11
                unthrottle c_i;
12
            unthrottle GPU;
13
```

# Outline

- Motivation
- Background
- BandWatch
- Evaluation
- Discussion
- Conclusion

### Evaluation


- NVIDIA's Jetson Nano
- Quad-core ARM Cortex-A57s
- 128-core Maxwell based GPU
- 32KB L1 cache per core
- 2MB L2 cache shared
- Memory controller max clock 1.6GHz



#### **Evaluation Setup**

- RT CPU Core
   SD-VBS<sup>[5]</sup>
- NRT CPU Cores
   IsolBench<sup>[7]</sup>
- NRT GPU

   HeSoC<sup>[6]</sup>



[5] S. K. Venkata, I. Ahn, D. Jeon, A. Gupta, C. Louie, S. Garcia, S. Belongie, and M. B. Taylor. SD-VBS: The San Diego Vision Benchmark Suite

[6] N. Capodieci, R. Cavicchioli, I. S. Olmedo, M. Solieri, and M. Bertogna. Contending Memory in Heterogeneous SoCs: Evolution in NVIDIA Tegra Embedded Platforms.

[7] P. K. Valsan, H. Yun, and F. Farshchi. Taming Non-blocking Caches to Improve Isolation in Multicore Real-Time Systems.

#### SD-VBS Benchmark Solo Performance


Benchmark	Time (s)	Utilization	Bandwidth (MB/s)
disparity	5.6	.06	793
sift	5.7	.02	239
mser	1.5	.03	360
tracking	1.5	.01	129
texture_synthesis	41.8	0	1.9

#### Interference Benchmarks Solo Performance

Benchmark	Utilization	Bandwidth (MB/s)
CUDA memset	.81	8116
CUDA memcpy	.82	3980
bandwidth read	.17	4280
bandwidth write	.26	3259

### Comparison


- Unregulated
  - Both RT and NRT tasks run w/o any regulation
- Static regulation
  - NRT cores are throttled at a fixed level to achieve less than 10% RT core slowdown via exhaustive offline searching of all possible throttling configurations
- Dynamic regulation (BandWatch)
  - NRT cores are throttled dynamically in response to CPU and GPU memory utilization according to BandWatch runtime regulation algorithm



RT SD-VBS

• BandWatch achieves RT isolation at a lower NRT slowdown vs. static

memset




RT SD-VBS

bandwidth write


BandWatch is highly effective for NRT CPU tasks

#### Impact of CPU and GPU Interference



BandWatch and Static still provide RT isolation

#### Impact of CPU and GPU Interference



BandWatch improves performance of both NRT CPU and GPU tasks.

## Discussion

- Applicability
  - We exploit Tegra X1 SoC's throttling and monitoring capabilities, which can limit applicabilities on other SoCs
  - But many current/future SoCs already or will have QoS features (e.g,. ARM MPAM) needed support BandWatch
- Execution model
  - BandWatch's model currently focuses on one RT CPU core
  - Extendable to multi-core or iGPU RT tasks are possible and left as future work

### Conclusion

- BandWatch is a holistic, adaptive bandwidth management framework for heterogeneous CPU+GPU platforms
  - Provide strong isolation for RT core
  - Minimize performance degradation of NRT co-runners
  - Practical and effective adaptive throttling approach based on CPU and GPU memory utilization
  - Implemented on NVIDIA Tegra X1 SoC

#### https://github.com/erjseals/bandwatch

# Thank you

Disclaimer:

This research was supported in part by NSF grant CNS1815959, CPS-2038923, and NSA Science of Security initiative contract no. H98230-18-D-0009



