

How do we **analyze** circuits with junction diodes?


2 ways:



<u>HO: Transcendental Solutions of Junction Diode</u> <u>Circuits</u>

B. Approximate Solutions

To obtain a quick (but less accurate) solution, we replace all junction diodes with **approximate** circuit models.



C. Small-Signal Analysis

We often find that currents/voltages consist of two components: **DC** and **small-signal**.

HO: DC and Small-Signal Components

HO: DC and AC Impedance of Reactive Elements

Note that for the ideal diode or CVD model, the fb small-signal diode voltage is <u>always</u> zero!

$$e.g., v_D(t) = 0.7 V$$
 $\therefore V_D = 0.7$ and $v_d(t) = 0.0$

HO: Small-Signal Circuit Analysis

HO: Steps for Small-Signal Circuit Analysis

Example: Junction Diode Small-Signal Analysis

Example: Small-Signal Diode Switches

1/5

<u>Transcendental Solutions</u> of Junction Diode Circuits


In a previous example, we were able to use the junction diode equation to **algebraically** analyze a circuit and find **numeric** solutions for all circuit currents and voltages.

However, we will find that this type of circuit analysis is, in general, often **impossible** to achieve using the junction diode equation!



Q: Impossible !?! I must intercede, and point out that you are clearly wrong. If I have an explicit mathematical description of each device in a circuit (which I do for a junction diode), I can use KVL and KCL to analyze any circuit.

A: Although we can always determine a numerical solution, it is often impossible to find this solution **algebraically**. Consider this **simple** junction diode circuit:



Likewise, from the **junction** diode equation:

$$i_{D} = I_{s} \left(e^{v_{D}/nV_{T}} - 1 \right)$$

Equating these two, we have a **single** equation with a **single** unknown (v_D) :

$$\frac{V_{s}-V_{D}}{R}=I_{s}\left(e^{\frac{V_{D}}{N}V_{T}}-1\right)$$

Q: Precisely! Just as **I** said! You have 1 equation with 1 unknown. Go solve this equation for v_D , and then you can determine all other unknown voltages and currents (i.e., i_D and v_R).

A: But that's the problem! What is the algebraic solution of v_D for the equation:

 $\frac{V_{s}-V_{D}}{R}=I_{s}\left(e^{\frac{V_{D}}{NV_{T}}}-1\right)$

????

The above equation is known as a **transcendental equation**. It is an algebraic expression for which there is **no** algebraic solution!

Examples of transcendental equations include:

$$x = cos[x], \quad y^2 = ln[y], \quad or \quad 4 - x = 2^x$$

Q: But, we could **build** that simple junction diode circuit in the lab. Therefore v_D , i_D and v_R must have **some** numeric value, right !?!

A: Absolutely! For every value of source voltage V_s , resistance R, and junction diode parameters n and I_s , there is a specific numerical solution for v_D , i_D and v_R . However, we cannot find this numerical solution with algebraic methods!

Q: Well then how the heck do we find solution??

A: We use what is know as **numerical methods**, often implementing some **iterative** approach, typically with the help of a **computer** (see example 3.4 on pp. 154-155).

This generally involves **more work** than we wish to do when analyzing junction diode circuits!

Q: So just how do we analyze junction diode circuits??

A: We replace the junction diodes with **circuit models** that **approximate** junction diode behavior!




Q: Oh you're tricky, but you are still clearly wrong. Recall in an earlier example we analyzed a junction diode circuit, but we did not use "approximate models" nor "numerical methods" to find the answer!

A: This is absolutely correct; we did **not** use approximate models or numerical methods to solve that problem. However, if you look back at that example, you will find that the problem was a bit **contrived**.

* Recall that effectively, we were **given** the voltage across one diode as part of the problem statement. We were then asked to find the **source voltage** V_s.

* This was a bit of an academic problem, as in the "real world" it is unlikely that we would somehow know the voltage across the diode without knowing the value of the voltage source that produced it!








* Thus, problems like this previous example are sometimes used by **professors** to create junction diode circuit problems that are solvable, **without** encountering a dreaded **transcendental equation**!


* In the real world, we typically know **neither** the diode voltage **nor** the diode current directly—transcendental equations are most often the **sad** result!


* **Instead** of applying numerical techniques, we will find it much faster (albeit slightly less accurate) to apply **approximate circuit models**.



The Ideal Diode Model

One way to analyze junction diode circuits is simply to assume the junction diodes are ideal. In other words:





We know how to analyze ideal diode circuits (recall sect. 3.1)!

IMPORTANT NOTE !!! PLEASE READ THIS CAREFULLY:

Make sure you analyze the resulting circuit precisely as we did in section 3.1. You assume the same ideal diode modes, you enforce the same ideal diode values, and you check the same ideal diode results, precisely as before. Once we replace the junction diodes with ideal diodes, we have an ideal diode circuit—no junction diodes are involved!

1/2


Q: But, ideal diodes are **not** junction diodes; won't we get the **wrong** answer???

A: YES !!! Darn right we won't ! However, the answers, albeit incorrect, will be close to the actual values. In other words, our answers will be **approximately** correct.

We approximate a junction diode as an ideal diode.

Our answers are therefore—approximations !!


For example, if using the ideal diode model we find that current $i_D = i_D^{\prime} > 0$, then the diode voltage determined will be $v_D = v_D^{\prime} = 0$. Of course, the **exact** solution will be some value closer to $v_D = 0.7$, so our answer has some **error**.



<u>The Constant Voltage</u> <u>Drop (CVD) Model</u>

Q: We know if **significant** positive current flows through a junction diode, the diode voltage will be some value near 0.7 V. Yet, the ideal diode model provides an approximate answer of $v_D=0$ V. Isn't there a more **accurate** model?

A: Yes! Consider the Constant Voltage Drop (CVD) model.



In other words, replace the junction diode with **two** devices—an **ideal diode** in series with a **0.7 V voltage source**.

To find **approximate** current and voltage values of a junction diode circuit, follow these steps:

<u>Step 1</u> - Replace each junction diode with the two devices of the CVD model.

Note you now a have an **IDEAL** diode circuit! There are **no junction diodes** in the circuit, and therefore **no junction diode** knowledge need be (or should be) used to analyze it.


<u>Step 2</u> - **Analyze** the **IDEAL** diode circuit. Determine i_{D}^{i} and v_{D}^{i} for **each ideal** diode.

IMPORTANT NOTE!!! PLEASE READ THIS CAREFULLY:

Make sure you analyze the resulting circuit **precisely** as we did in section 3.1. You **assume** the same **IDEAL** diode modes, you **enforce** the same **IDEAL** diode values, and you **check** the same **IDEAL** diode results, **precisely** as before. Once we replace the junction diodes with the CVD model, we have an **IDEAL** diode circuit—no junction diodes are involved!

<u>Step 3</u> - Determine the **approximate** values i_D and v_D of the **junction** diode from the **ideal** diode values i_D^i and v_D^i :

Jim Stiles



Note therefore, if the IDEAL diode (note here I said IDEAL diode) is forward biased $(i_D^i > 0)$, then the approximation of the junction diode current will likewise be positive ($i_D > 0$), and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_D^i = 0$) will be:

$$v_D = v_D' + 0.7$$

= 0.0 + 0.7
= 0.7 V

However, if the IDEAL diode is reversed biased $(i_D^i = 0)$, then the approximation of the junction diode current will likewise be zero $(i_D = 0)$, and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_D^i < 0$) will be:

$$v_{D} = v_{D}^{i} + 0.7$$

< 0.7 V


NOTE: Do **not** check the resulting **junction** diode approximations. You do not **assume** anything about the **junction** diode, so there is **nothing to check** regarding the junction diode answers.

1/3

<u>The Piece-Wise</u> <u>Linear Model</u>

Q: The CVD model approximates the forward biased junction diode voltage as $v_{\rm D} = 0.7$ V regardless of the junction diode current. This of course is a good approximation, but in reality, the junction diode voltage **increases** (logarithmically) with increasing diode current. Isn't there a more **accurate** model?

A: Yes! Consider the Piece-Wise Linear (PWL) model.



In other words, replace the junction diode with three devices an **ideal diode**, in series with some **voltage source** (not 0.7 V!) and a **resistor**.

To find **approximate** current and voltage values of a junction diode circuit, follow these steps:

<u>Step 1</u> - Replace each junction diode with the three devices of the PWL model.

Note you now a have an **IDEAL** diode circuit! There are **no junction diodes** in the circuit, and therefore **no junction diode** knowledge need be (or should be) used to analyze it.


<u>Step 2</u> - **Analyze** the **IDEAL** diode circuit. Determine i_D^i and v_D^i for each **IDEAL** diode.

IMPORTANT NOTE !!! PLEASE READ THIS CAREFULLY:

Make sure you analyze the resulting circuit **precisely** as we did in section 3.1. You **assume** the same **IDEAL** diode modes, you **enforce** the same **IDEAL** diode values, and you **check** the same **IDEAL** diode results, **precisely** as before. Once we replace the junction diodes with the CVD model, we have an **IDEAL** diode circuit—no junction diodes are involved!

<u>Step 3</u> - Determine the **approximate** values i_D and v_D of the **junction** diode from the **ideal** diode values i_D^i and v_D^i :

2/3



Note therefore, if the IDEAL diode (note here I said IDEAL diode) is forward biased $(i_D^{i} > 0)$, then the approximation of the junction diode current will likewise be positive ($i_D > 0$), and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_D^{i} = 0$) will be:

However, if the IDEAL diode is reversed biased $(i_D^i = 0)$, then the approximation of the junction diode current will likewise be zero $(i_D = 0)$, and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_D^i < 0$) will be:

$$\boldsymbol{v}_{D} = \boldsymbol{v}_{D}^{i} + \boldsymbol{V}_{D0} + \boldsymbol{i}_{D}^{i}\boldsymbol{r}_{d}$$
$$= \boldsymbol{v}_{D}^{i} + \boldsymbol{V}_{D0} + \boldsymbol{0}$$
$$\boldsymbol{v}_{D} < \boldsymbol{V}_{D0}$$

NOTE: Do **not** check the resulting **junction** diode approximations. You do **not** assume anything about the **junction** diode, so there is **nothing** to check regarding the junction diode answers.

<u>Constructing the PWL</u> <u>Junction Diode Model</u>

Q: Wait a minute! How the heck are we supposed to use the **PWL model** to analyze junction diode circuits? **You** have yet to tell us the numeric **values** of voltage source V_{DO} and resistor r_d !

A: That's right! The reason is that the **proper** values of voltage source V_{DO} and resistor r_d are up to you to determine! To see why, consider the current voltage relationship of the **PWL model**:

ID

$$i_{b} = \begin{cases} 0 & \text{for } v_{b} < V_{b0} \\ \left(\frac{1}{r_{d}}\right)v_{b} - \left(\frac{V_{b0}}{r_{d}}\right) & \text{for } v_{b} > V_{b0} \end{cases}$$

ID.

V_{D0}

+

VD

Note that when the **ideal** diode in the PWL model is forward biased, the current-voltage relationship is simply the equation of a **line**!

$$y = m + b$$


 $i_{D} = \left(\frac{1}{r_{d}}\right) v_{D} - \left(\frac{V_{D0}}{r_{d}}\right)$

Compare the above to the forward biased junction diode approximation:

$$i_D = I_s e^{V_D/nV_T}$$

An exponential equation!

An exponential function and the equation of a line are **very** different—the two functions can approximately "match" only over a **limited** region:



A: Remember, the PWL model is **more accurate** than our two **alternatives**—the ideal diode model and the CVD model.

At the very least, the PWL model (unlike the two alternatives) shows an increasing voltage v_D with increasing i_D . Moreover, if we select the values of V_{DO} and r_d properly, the PWL can very accurately "match" the actual (exponential) junction diode curve over a decade or more of current (e.g., accurate from $i_D = 1$ mA to 10 mA, or from $i_D = 20$ mA to 200mA).

Q: Yes well I asked you a long time ago what r_d and V_{DO} should be, but you **still** have not given me an **answer**!

A: OK. We now know that the values of r_d and V_{DO} specify a line. We also know there are **4** potential ways to **specify** a line:

- 1. Specify two points on the line.
- 2. Specify one **point** on the line, as well as its **slope** *m*.
- Specify one point on the line, as well as its yintercept b.
- 4. Specify both its slope and its y-intercept b.


We will find that the **first two** methods are the most useful. Let's address them one at a time.

1. Specify two points on the line

The obvious question here is: Which two points?

Hopefully it is **equally** obvious that the two points should be points lying on the **junction diode** exponential curve (after all, it is this curve that we are **attempting to approximate**!).

Typically, we pick two current values separated by about a decade (i.e., 10 times). For example, we might select i_{D1} =10 mA and i_{D2} =100 mA. We will find that the resulting PWL model will be fairly accurate over this region.




Q: I've got a question! How do we find the corresponding voltage values v_{D1} and v_{D2} for these two currents?

A: Remember, we are selecting two points on the exponential junction diode curve. Thus, we can use the junction diode equation to determine the corresponding voltages:

$$v_{D1} = nV_T \ln \left[\frac{I_{D1}}{I_s}\right]$$
$$v_{D2} = nV_T \ln \left[\frac{i_{D2}}{I_s}\right]$$

Г・



$$m = \frac{1}{r_d} = \frac{I_{D2} - I_{D1}}{V_{D2} - V_{D1}} \qquad \therefore \qquad r_d = \frac{V_{D2} - V_{D1}}{I_{D2} - I_{D1}}$$

And then we use our PWL "line" equation to find r_d :

$$V_{D0} = V_{D1} - i_{D1} r_d$$
 or $V_{D0} = V_{D2} - i_{D2} r_d$

(note these two equations are KVL!).

Jim Stiles

2. Specify one point and the slope

Now let's examine **another** way of constructing our PWL model. We first specify just **one** point that the PWL "line" must intersect. Let's denote this point as (I_D, V_D) and call this point our **bias point**.

Of course, we want our bias point to **lie on** the exponential junction diode curve, i.e.:


$$I_{D} = I_{s}e^{\frac{V_{D}}{nV_{T}}}$$
 or equivalently $V_{D} = nV_{T} \ln \left| \frac{I_{D}}{I_{s}} \right|$

Now, **instead** of specifying a **second** intersection point, we merely **specify directly** the PWL line **slope** (i.e., directly specify the value of r_d !):

 $m=\frac{1}{r_d}$

Q: But I have **no idea** what the value of this slope should be!?!

A: Think about it. Of all possible PWL models that intersect the bias point, the one that is most accurate is the one that has a slope **equal** to the slope of the exponential junction diode curve (that is, **at** the bias point)!




A: Actually no. The above equation is not the slope of the junction diode curve at the bias point. This equation provides the slope of the curve as a function diode voltage v_D . The slope of the junction diode curve is in fact different at every point on the junction diode curve.

In fact, as the equation above clearly states, the slope of the junction diode curve **exponential increases** with increasing v_D !

Q: Yikes! So what is the derivate equation good for?

A: Remember, we are interested in the value of the slope of the curve at one particular point—the bias point. Thus, we simply evaluate the derivative function at that point. The result is a numeric value of the slope at our bias point!



Note the **numerator** of this result! We recognize this numerator as simply the value of the **bias current** I_D :

 $I_{D} = I_{c} e^{V_{D}/nV_{T}}$

Therefore, we find that the **slope** at the bias point is:

$$m = \frac{I_{s}e^{V_{D}/nV_{T}}}{nV_{T}} = \frac{I_{D}}{nV_{T}}$$

Now, we want the slope of our **PWL model** line to be **equal** to the slope of the **junction diode curve** at our bias point. Therefore, we desire:

$$\frac{1}{r_d} = m = \frac{I_D}{nV_T}$$

Thus, **rearranging** this equation, we find that the PWL model **resistor value** should be:

$$r_{d} = \frac{nV_{T}}{I_{D}}$$

likewise can rearrange the PWL "line" equation to

determine the value of the model voltage source V_{DO} :

$$V_{D0} = V_D - I_D r_d \qquad (KVL !)$$

Now, combining the previous two equations, we find:

$$V_{D0} = V_D - I_D r_d$$
$$= V_D - I_D \left(\frac{nV_T}{I_D}\right)$$
$$= V_D - nV_T$$

We

So, let's **recap** what we have learned about constructing a PWL model using this particular approach.

1. We first select a single **bias point** (I_D, V_D) , a point that lies on the junction diode curve, i.e.:

$$I_{D} = I_{s}e^{V_{D}/nV_{T}}$$

2. Using the current and voltage values of this bias point, we can then determine **directly** the PWL model **resistor value**:

$$r_{d} = \frac{nV_{T}}{I_{D}}$$

3. We can also directly determine the value of the model voltage source:

$$V_{D0} = V_D - n V_T$$

This method for constructing a **PWL model** produces a very **precise** match over a relatively small region of the junction diode curve.

We will find that this is very useful for many practical diode circuit problems and analysis!

This PWL model produced by this last method (as described by the equations of the previous page) is called the junction diode small-signal model.

We will use the *small-signal model* again—make sure that **you** know **what** it is and **how** we construct it!

Example: Constructing <u>a PWL Model</u>

For a certain junction diode, we **know** that:

1D

$$i_D = 10 \text{ mA}$$
 when $v_D = 0.7 \text{ V}$

and

 $i_D = 1 \text{ mA}$ when $v_D = 0.6 \text{ V}$

Say we wish to **construct a PWL model** that will approximate this junction diode behavior for diode currents from, say, approximately 1 mA to approximately 10 mA.

Recall that the resulting model will relate diode voltage V_D to diode current i_D as a **line** of the form:

$$= \left(\frac{1}{r_d}\right) \cdot v_D - \left(\frac{V_{D0}}{r_d}\right)$$

We therefore need to determine the values of V_{D0} and r_d such that this PWL model "line" will **intersect** the two points i_{D1} = 1.0, v_{D1} =0.6 and i_{D2} =10.0, v_{D2} =0.7.

The **slope** of this line must therefore be:

$$m = \frac{i_{D2} - i_{D1}}{v_{D2} - v_{D1}} = \frac{10 - 1}{0.7 - 0.6} = \frac{9}{0.1} = 90 \quad K \text{ mhos}$$

Thus our PWL model resistor value r_d must be:

$$r_d = \frac{1}{m} = \frac{0.1}{9} = 0.0111 \quad K\Omega$$


Or in other words, $r_d = 11.1 \Omega$.


Q: Wow! That's a **very small** resistance value. Are you **sure** we calculated r_d correctly?

A: Typically, we find that the resistor value in the PWL model is small. In fact, it is frequently less than 1 Ω when we attempt to match the junction diode curve in a "high" current region (e.g., from i_D = 50 mA to i_D = 500 mA).

Now that we have determined r_d , we can insert **either** point into the model **line equation** and solve for V_{DO} . For example, the equations:

$$i_{D1} = \left(\frac{1}{r_d}\right) v_{D1} - \left(\frac{v_{D0}}{r_d}\right) \quad \text{or} \quad i_{D2} = \left(\frac{1}{r_d}\right) v_{D2} - \left(\frac{v_{D0}}{r_d}\right)$$





Note that the CVD model can be viewed as a PWL model with V_{D0} = 0.7 V and r_d = 0.0. Compare those values with our model (V_{D0} = 0.589 V and r_d = 11.1 Ω)—not much difference!

Thus, the PWL model is **not** a radical departure from the CVD model (typically V_{DO} is close to 0.7 V and r_d is **very** small). Instead, the PWL can be view as **slight improvement** of the CVD model.

4/4

<u>Example: Constructing a</u> <u>Diode Small-Signal Model</u>

Recall that one method for constructing a diode PWL model is to specify a single point (i.e., the **bias point**) on the junction diode curve, and then determine the **slope** of the junction diode curve at that point.

We can then select our **PWL model parameters** r_d and V_{DO} such that the PWL model "line" will **intersect** the specified bias point, and so that the slope of the line will **match** that of the junction diode curve at the bias point.

We call this model the small-signal PWL diode model!


For **example**, say a junction diode with n=1 pulls a diode current of $i_D = 10$ mA at a diode voltage of $v_D = 0.6$ V.

> Let's build a small-signal PWL model for this diode!

First, we need to select a bias point (I_D, V_D) . Recall that this can be any point on the junction diode curve.

Q: But **which** point do we select? **How** can we decide? actually lies.

A:



Q: Whoa! How can we do that? We are constructing the PWL model so that we can accurately estimate the unknown junction diode values i_D , v_D . But now you say that we must first know the solution in order to construct a useful PWL model!

A: It is of course true that if we already know the exact value of junction diode i_D and v_D , we might as well stop working—we already have the final answer!

However, we do not require the exact junction diode solution in order construct a useful PWL model. Rather, we need only to have approximate knowledge (i.e., a "rough idea").

Often, we can do a **quick analysis** of a circuit to get a rough ideal of the diode current. For example, we can use the ideal diode model (or the CVD model) to determine an approximate value for in.

You can then use this approximate **current** value to **select your bias point** (on the junction diode curve). Now **you** can construct an accurate small-signal PWL diode model!


OK, now back to our **example**. Say that **somehow** we know that the actual junction diode current in our circuit is in the **vicinity** of 10 mA. Let's therefore use as our bias point the values that we were **initially** given—values that describe a point **lying** on the **junction diode curve**:

$$I_D = 10 \text{ mA}$$
 $V_D = 0.6 \text{ V}$

Note that this was the **hardest** part of the whole process! Determining the model parameters is now **straightforward**.

Using the results of a previous handout, we find:


$$r_{d} = \frac{nV_{T}}{I_{c}} = \frac{1(0.025)}{10} = 0.0025 \text{ K} = 2.5 \Omega$$



1/7

Example: Junction Diode Models

Consider the junction diode circuit, where the junction diode has device parameters $I_5 = 10^{-12} \text{ A}$, and n = 1:




I **numerically** solved the resulting transcendental equation, and determined the **exact** solution:


$$i_{D} = 87.40 \ mA$$

$$v_{D} = 0.630 V$$

Now, let's determine approximate values using diode models !

First, let's try the ideal diode model.





$$i_{D}^{i} = 100 \ mA > 0$$

We therefore can **approximate** the **junction diode** current as the current through the ideal diode **model**:

$$i_D \approx i_D^i = 100 \text{ mA}$$


And **approximate** the **junction** diode voltage as the voltage across the ideal diode **model**:

$$v_D \approx v_D^{\prime} = C$$

Compare these approximations to the exact solutions:

$$i_{D} = 87.4 \ mA$$
 and $v_{D} = 0.630 \ V$

Close, but we can do better! Let's use the CVD model.



We therefore can **approximate** the **junction** diode current as the current through the CVD model:

$$i_D \approx i_D^i = 86.0 \ mA$$

And approximate the junction diode voltage as the voltage across the CVD model:

$$V_D \approx V_D + 0.7$$


= 0.0 + 0.7
= 0.7 V

Compare these approximations to the **exact** solutions:

$$i_{D} = 87.4 \text{ mA}$$
 and $v_{D} = 0.630 \text{ V}$

Much better than before, but we can do even better! Let's use the PWL model.

+5 V



Q: But, what **values** should we use for model parameters V_{DO} and r_d ??

A: From the CVD model, we know that i_D is approximately 86mA. Therefore, let's create a **PWL model** that is accurate in the region between, say, 50 mA < i_D < 125 mA.

First, we determine v_D at 50 mA and 125 mA.

 $v_D = nV_T \ln(i_D/I_S)$ = 0.616 V for 50 mA = 0.639 V for 125 mA

We now know two points lying on the junction diode curve! Let's construct a PWL model whose "line" intersects these two points.

Recall that when the ideal diode is forward biased, applying KVL to the PWL model results in:

$$\boldsymbol{v}_{D} = \boldsymbol{V}_{D0} + \boldsymbol{i}_{D} \boldsymbol{r}_{d}$$

or equivalently:

$$\dot{I}_{D} = \frac{V_{D}}{V_{d}} - \frac{V_{D0}}{V_{d}}$$

Inserting the junction diode values into this PWL model equation provides:


$$0.616 = V_{D0} + (0.05)r_d$$

 $0.639 = V_{D0} + (0.125)r_d$

Two equations and two unknowns !! Solving, we get:

$$V_{D0} = 0.600 \text{ V} \text{ and } r_d = 0.31 \Omega \text{ (small !!)}$$

Therefore, the ideal diode circuit is:



We can therefore **approximate** the **junction** diode current as the current through the PWL **model**:

$$i_D \approx i_D^{i} = 87.5 \text{ mA}$$

1

and **approximate** the **junction** diode voltage as the voltage across the PWL model:

$$v_{D} = v_{D}^{i} + V_{D0} + i_{D}^{i} r_{D}$$

= 0 + 0.600 + (0.087)0.31
= 0.627 V


Now, compare these values to the **exact** values $v_D = 0.630$ V and $i_D = 87.4$ mA.

The error of the PWL model estimates is just 0.003 Volts and 0.1 mA !

Each model provides **better** estimates than the previous one!


Example: Another Junction Diode Model Example

Consider now this circuit:



Using the CVD model, let's estimate the voltage across, and current through, the junction diode.

First, replace the junction diode with the CVD model:



Now we have an **IDEAL** diode circuit, and therefore we analyze it **precisely** as we did in section 3.1 !!

+

R₃=1K

 $v_{D}^{i}=0$

0.7 V

 i_D^i

ASSUME the IDEAL diode is forward biased (why not ?).

ENFORCE the condition that $v_D^i = 0.0 \text{ V}$ (a short circuit).

R₁=1K

 $) 0.5 \text{ mA} \quad R_2=1 \text{K}$



From KCL \rightarrow $i_1 = i_2 + i_D^{i_1}$

Where \rightarrow $i_1 = 0.5 \text{ mA}$

$$\dot{V}_2 = \frac{V_R}{R_2} = \frac{V_R}{1} = V_R$$

$$i_D^i = \frac{v_R - 0.7}{R_3} = \frac{v_R - 0.7}{1} = v_R - 0.7$$

Therefore $\rightarrow 0.5 = v_R + (v_R - 0.7) = 2v_R - 0.7$

And thus:
$$v_{R} = \frac{0.5 + 0.7}{2} = 0.6 \text{ V}$$

So that:
$$i_D^{i} = v_R - 0.7 = 0.6 - 0.7 = -0.1 \,\mathrm{mA}$$

CHECK the IDEAL diode assumption:

 $i_{D}^{i} = -0.1 \,\mathrm{mA} < 0$ X


Yikes! We made the **wrong** assumption! Let's change our assumption and try again.

Now ASSUME the IDEAL diode is reverse biased.

 $R_1=1K$

ENFORCE the condition that $i'_{D} = 0.0 \text{ mA}$ (an open circuit).

 $R_3=1K$



ANALYZE the IDEAL diode circuit:

From KCL \rightarrow $i_1 = i_2 + i_D^i$

√
ⁱ
_D


−
+

0.7 V

Where

 \rightarrow

 $i_1 = 0.5 \text{ mA}$



Now, we must estimate the junction diode current and voltage!

Q: What do you mean? I thought we just did that! The diode current is $i_D = 0.0$ and the diode voltage is $v_D = -0.2$ V. Right?

A: NO! We have only determined the current and voltage of the IDEAL diode voltage in our CVD model. These are not the estimated values of the junction diode in our circuit!

Instead, we estimate the junction diode voltage by calculating the voltage across the entire CVD model (i.e., ideal diode and 0.7 V source): $v_D = v_D^i + 0.7$

= 0.5 V

= -0.2 + 0.7

What an interesting result! Although the IDEAL diode in the CVD model is reversed biased, our junction diode voltage estimate is positive $v_D = 0.5 V !!!$ We likewise estimate the **current** through the junction diode by determining the current through the **PWL model** (OK, the current through the model is **also** the current through the **ideal** diode):

 $i_D = i_D^i = 0$

Hopefully, this example has convinced you as to the **necessity** of carefully, patiently and precisely applying the junction diode **models**—models that include IDEAL diodes only.

Then, you must use the model results to carefully, patiently and precisely determine **approximate** values for the **junction** diode.

Each and **every** step of this process is **required** to achieve the correct answer—I'll find out **later** in the semester if **you** have been paying attention!

DC and Small-Signal

<u>Components</u>

Note that we have used **DC sources** in all of our example circuits thus far. We have done this just to **simplify** the analysis generally speaking, realistic (i.e., useful) junction diode circuits will have sources that are **time-varying**!

The result will be voltages and currents in the circuit that will **likewise vary with time** (e.g., i(t) and v(t)). For example, we can express the forward bias junction diode equation as:

$$\dot{r}_{D}(t) = I_{s}e^{\frac{v_{D}(t)}{nV_{T}}}$$

Although source voltages $v_s(t)$ or currents $i_s(t)$ can be any general function of time, we will find that often, in realistic and useful electronic circuits, that the source can be decomposed into two separate components—the DC component V_s , and the small-signal component $v_s(t)$. I.E.:

 $v_{s}(t) = V_{s} + v_{s}(t)$

Let's look at each of these components individually:

* The **DC component** V_s is exactly what you would expect—the DC component of source $v_s(t)$! Note this DC value is **not** a function of time (otherwise it would not be DC!) and therefore is expressed as a **constant** (e.g., $V_s = 12.3 V$).

Mathematically, this DC value is the **time-averaged** value of $v_s(t)$:

$$V_{s} = \frac{1}{T} \int_{0}^{t} V_{s}(t) dt$$

where T is the time duration of function $v_s(t)$.

* As the notation indicates, the small-signal component $v_s(t)$ is a function of time! Moreover, we can see that this signal is an AC signal, that is, its time-averaged value is zero! I.E.:

$$\frac{1}{T}\int_{0}^{T} v_{s}(t) dt = 0$$

This signal $v_s(t)$ is also referred to as the small-signal component.

* The total signal $v_s(t)$ is the sum of the DC and small signal components. Therefore, it is neither a DC nor an AC signal!

Pay attention to the **notation** we have used here. We will use this notation for the remainder of the course!

* **DC values** are denoted as **upper-case** variables (e.g., V_{S} , I_{R} , or V_{D}).

* Time-varying signals are denoted as lower-case variables (e.g., $v_s(t), v_r(t), i_b(t)$).

Also,

* AC signals (i.e., zero time average) are denoted with lower-case subscripts (e.g., $v_s(t), v_d(t), i_r(t)$).

* Signals that are **not** AC (i.e., they have a nonzero DC component!) are denoted with **upper-case** subscripts (e.g., $V_{5}(t)$, I_{D} , $i_{R}(t)$, V_{D}).

Note we should **never** use variables of the form V_i , I_e , V_b . Do **you** see why??

Q: You say that we will often find sources with **both** components—a DC and small-signal component. **Why** is that? What is the significance or physical reason for each component? A1: First, the DC component is typically just a DC bias. It is a known value, selected and determined by the design engineer. It carries or relates no information—the only reason it exists is to make the electronic devices work the way we want!

A2: Conversely, the small signal component is typically unknown! It is the signal that we are often attempting to process in some manner (e.g., amplify, filter, integrate). The signal itself represents information such as audio, video, or data.

Sometimes, however, this small, AC, unknown signal represents not information—but **noise**! Noise is a **random**, unknown signal that in fact masks and **corrupts** information. Our job as designers is to **suppress** it, or otherwise minimize it deleterious effects.

* This noise may be changing very rapidly with time (e.g., MHz), or may be changing very slowly (e.g., mHz).

* Rapidly changing noise is generally "**thermal noise**", whereas slowly varying noise is typically due to slowly varying environmental conditions, such as **temperature**.

Note that in addition to (or perhaps because of) the source voltage $v_s(t)$ having both a DC bias and small-signal component, **all the currents and voltages** (e.g., $i_R(t)$, $v_D(t)$) within our circuits will likewise have **both** a DC bias and small-signal component! For example, the junction diode voltage might have the form:

```
v_{D}(t) = 0.66 + 0.001 \cos \omega t
```


It is hopefully evident that:

↑ VD

 $V_{D} = 0.66 V$







DC and AC Impedance of

Reactive Elements

Now that we are considering **time-varying** signals, we need to consider circuits that include **reactive** elements—specifically, **inductors** and **capacitors**.

First, we will assume that all circuit sources are sinusoidal, with frequency ω :

$$V_{S}(t) = \operatorname{Re}\left\{\mathcal{A}_{e}e^{-j(\omega t - \varphi)}
ight\}$$

= $\mathcal{A}_{e}\cos(\omega t - \varphi)$

Note here that **IF** $w \neq 0$, the signal above is purely an **AC** signal (**no** DC component!).

However, **IF** w = 0, then $v_{s}(t) = A \cos(0) = A - a$ **DC** signal!

Now, recall from EECS 211 the **complex impedances** of our basic circuit elements:

 $Z_{P} = R$

 $Z_{c} = \frac{1}{j\omega C}$

 $Z_{l} = j\omega L$

Jim Stiles

For a **DC** signal (
$$\omega = 0$$
), we find that:

$$Z_{\mathcal{C}} = \lim_{\omega \to 0} \frac{1}{j\omega\mathcal{C}} = \infty$$

 $Z_R = R$

$$Z_L = j(0)L = 0$$

Thus, at **DC** we know that:

*

*

a **capacitor** acts as an **open** circuit (I_{c} =0).

an inductor acts as a short circuit ($V_L = 0$).

Now, let's consider two important cases:

1. A capacitor whose capacitance *C* is unfathomably large.

An inductor whose inductance L is unfathomably large.

1. The Unfathomably Large Capacitor

In this case, we consider a capacitor whose capacitance is **finite**, but **very**, **very**, **very** large.

For **DC** signals (w = 0), this device acts still acts like an open circuit.

However, now consider the **AC signal case**, where $\omega \neq 0$. The **impedance** of an unfathomably large capacitor is:

$$Z_{\mathcal{C}} = \lim_{\mathcal{C} \to \infty} \frac{1}{j \omega \mathcal{C}} = 0$$

Zero impedance!

An unfathomably large capacitor acts like an AC short.

Quite a trick! The unfathomably large capacitance acts like an **open** to **DC** signals, but likewise acts like a **short** to **AC** signals!


$$+ \frac{v_{c}(t)}{C} = 0 - \frac{1}{C}$$

$$I_{C} = 0 \qquad C = \lim_{C \to \infty} C$$

Q: I fail to see the **relevance** of this analysis at this juncture. After all, **unfathomably** large capacitors do **not** exist, and are **impossible** to make (being unfathomable and all). A: True enough! However, we can make very big (but fathomably large) capacitors. Big capacitors will not act as a perfect AC short circuit, but will exhibit an impedance of very small magnitude (e.g., a few Ohms), provided that the AC signal frequency is sufficiently large.

In this way, a very large capacitor acts as an approximate AC short, and as a perfect DC open.

We call these large capacitors **DC blocking capacitors**, as they allow **no DC current** to flow through them, while allowing AC current to flow **nearly unimpeded**!




Q: But you just said this is true "provided that the AC signal frequency is **sufficiently large**." Just **how** large does the signal frequency w need to be?

A: Say we desire the AC impedance of our capacitor to have a magnitude of less than ten Ohms:

$\left|Z_{\mathcal{C}}\right| < 10$

Rearranging, we find that this will occur **if** the frequency ω

is:




For example, a 50 μ F capacitor will exhibit an impedance whose magnitude is less than 10 Ohms for all AC signal frequencies above 320 Hz. Likewise, almost all AC signals in modern electronics will operate in a spectrum much higher than 320 Hz. Thus, a 50 μ F blocking capacitor will approximately act as an AC short and (precisely) act as a DC open.

2. The Unfathomably Large Inductor

Similarly, we can consider an **unfathomably large inductor**. In addition to a **DC** impedance of **zero** (a DC short), we find for the **AC** case (where $w \neq 0$):

$$Z_{L} = \lim_{d \to \infty} j \omega L = \infty$$

In other words, an unfathomably large inductor acts like an **AC open circuit!**



As before, an unfathomably large inductor is **impossible** to build. However, a **very large** inductor will typically exhibit a **very large** AC impedance for all but the lowest of signal frequencies w.

We call these large inductors "AC chokes" (also known RF chokes), as they act as a **perfect short** to **DC** signals, yet so effectively impede AC signals (with sufficiently high frequency) that they act **approximately** as an **AC open circuit**.

For example, if we desire an **AC** choke with an impedance magnitude greater than 100 k Ω , we find that:


$$|Z_{L}| > 10^{5}$$
$$\omega L > 10^{5}$$
$$\omega > \frac{10^{5}}{L}$$


Thus, an AC choke of 50 mH would exhibit an impedance magnitude of greater than 100 k Ω for all signal frequencies greater than **320 kHz**. Note that this is still a fairly low signal frequency for **many** modern electronic applications, and thus this inductor would be an adequate AC choke.

Note however, that building and AC choke for **audio** signals (20 Hz to 20 kHz) is typically **very** difficult!

<u>Small-Signal Analysis</u>

Consider this simple junction diode circuit:






Note that this results in an **additional AC** (small-signal) **component** for the junction diode current and voltage.

Q: What **are** the DC and small-signal components of the **diode** current and voltage, and how are they **related** to the DC (V_{DD}) and small-signal (v_s) voltage sources?

A: Let's replace the junction diode with a small-signal PWL model and find out! R $i_D = I_D + i_d(t)$



If the DC voltage source is sufficiently large (e.g.,, $V_{DD} \gg V_{D0}$), we will find that the ideal diode is forward biased ($v'_D = 0$):

$$R \quad i_{D} = I_{D} + i_{d}(t)$$

$$+$$

$$v_{s}(t) \quad V_{b0} \quad V_{D} = V_{D} + v_{d}(t)$$

$$r_{d} \quad -$$

Now, let's apply KVL and analyze the circuit!

First, we'll consider the case where the small-signal voltage source is zero ($V_s(t) = 0$). In this case, the remaining DC sources (V_{DD} and V_{DO}) produce a DC voltage and current (V_D and I_D).

These DC values are related from KVL as:

$$V_{DD} = I_D (R + r_d) + V_{DO}$$

We call this the DC circuit equation.

Now let's "turn on" the small-signal source, so that $v_s(t) \neq 0$. Now we have, in addition to the DC currents and voltages, small-signal components i_d and v_d as well!

Again using KVL, we find that the DC and small-signal components are related as:

$$V_{DD} + v_{s} = (I_{D} + i_{d})R + V_{D0} + (I_{D} + i_{d})r_{d}$$
$$= (R + r_{d})I_{D} + V_{D0} + (R + r_{d})i_{d}$$

Now, just for fun, let's **subtract** the **DC equation** from this KVL:

$$v_{s} + V_{DD} = (R + r_{d})I_{D} + V_{D0} + (R + r_{d})i_{d}$$
$$-V_{DD} = -(R + r_{d})I_{D} - V_{D0}$$

 $\boldsymbol{v}_{s} = (\boldsymbol{R} + \boldsymbol{r}_{d})\boldsymbol{i}_{d}$

The resulting equation:

$$v_{s}(t) = (R + r_{d})i_{d}(t)$$

is known as the AC, or small-signal circuit equation.

Thus, the **total** KVL can be divided into two parts, the DC equation and the small-signal equation, i.e.:

$$V_{DD} + v_s = (R + r_d)I_D + V_{D0} + (R + r_d)i_d$$


were the **DC equation** is:

$$I_{DD} = (R + r_d)I_D + V_{DD}$$


 $v_s = (R + r_d)i_d$


and the small-signal equation is:

Now, it is **very important** that you note this interesting result. The DC equation can be **directly derived** from KVL applied to **this** circuit:



V_{DD}





- * Recall the (assumed) forward biased ideal diode was replaced with a short circuit—and a short circuit is a linear device!
- * Thus, applying superposition to this circuit is a valid analysis technique, provided that **ideal** diode **remains forward biased** for all time t (i.e., $i_D(t) > 0$ for all time t).
- * If the DC source is sufficiently large to place the ideal diode "firmly" into forward bias (i.e., $I_D \gg 0$), then the addition of a small AC source (i.e., the small signal source) will typically **not** change the ideal bias state (i.e., $I_D + i_d(t) > 0$ for all t).

Thus, we can perform a **small-signal analysis** of a junction diode circuit (once a junction diode **model** is applied) by applying **superposition**—turn **off** the DC sources and analyze the resulting **small-signal circuit**!

> **Q:** But what junction diode **model** should I use when performing a **small-signal** analysis??

A: We can theoretically use **any** valid diode model (e.g., CVD, PWL) in a small-signal analysis. However, when we consider the type of small signal problem that we **typically** encounter, we find that **one model** stands out as **most** appropriate.

Consider the **total** diode current and **total** diode voltage when **both** DC and small-signal components are present:

 $i_{\mathcal{D}}(\boldsymbol{t}) = \boldsymbol{I}_{\mathcal{D}} + i_{\mathcal{A}}(\boldsymbol{t})$

 $\boldsymbol{v}_{\mathcal{D}}(\boldsymbol{t}) = \boldsymbol{V}_{\mathcal{D}} + \boldsymbol{v}_{\mathcal{d}}(\boldsymbol{t})$

First of all, we can assume that the small-signal current i_d and small-signal voltage v_d is indeed—small. As such, we typically need some precision in our diode model if we are in search of accurate small-signal estimates.

For example, the CVD model would always provide an estimate of the small-signal diode voltage of $v_d(t)=0$ (i.e., for CVD $v_D(t)=0.7$ V always, thus $V_D=0.7$ V and $v_d=0$ always!)—this is not precise enough!

 r_d

Thus we might conclude that a PWL model is our best bet. The problem then becomes how to construct this model (i.e., what values of r_d and V_{DO} should we use??).

1D

IDmax

 I_D

IDmin

9/10

 $\frac{1}{r_d}$

VD

VDmin VDmax

VD

VDO

First, we note that since if the small-signal diode currents and voltages are small, the largest total diode current and total diode voltage $(i_D(t) \text{ and } v_D(t))$ will never be much larger than the DC diode current and voltage I_D and V_D .


Likewise, the smallest total diode voltage and total diode current will never be much smaller than the DC diode current and voltage I_D and V_D .

→ We need a model that matches the junction diode curve around the DC diode voltages I_D and V_D !

Q: Hey! Doesn't the **small-signal PWL model** do that ?

A: Precisely! That's why we called it the small-signal PWL model—it works best for accurate small-signal analysis!

The DC diode current I_D and voltage V_D is the "bias point" that we spoke of when explaining the small-signal PWL model. Recall that once we determine these DC bias values, we can immediately find the model values of V_{DO} and r_D !



<u>Small-Signal</u> <u>Analysis Steps</u>

Complete **each** of these steps if you choose to correctly complete a diode **small-signal** analysis.

<u>Step 1</u>: Complete a D.C. Analysis

* Turn off all small-signal sources, and then complete a circuit analysis with the remaining D.C. sources only.

Good news! The CVD model is accurate enough for this step (but make sure you complete every step of the **ideal** circuit analysis).

* Estimate I_D for **each** junction diode.

Remember, capacitors are DC **opens** and inductors are DC **shorts**!

<u>Step 2:</u> Calculate diode small-signal resistance r_D

For **each** junction diode, determine r_D as:

 $r_{D} = \frac{n V_{T}}{I_{D}}$

Step 3: Replace junction diode with a **small-signal PWL model**

The **ideal** diode in the PWL model will be in the same bias state as the **ideal** diode in the CVD model in step 1.

In other words, if you determined in step 1 that an ideal diode is forward biased, then rest assured the same ideal diode is forward biased in this step!

<u>Step 4:</u> Determine the small-signal circuit.

* Turn off all D.C. sources.

Remember:

A zero voltage source is a short.

A zero current source is an open.

More good news! Since source V_{DO} is a DC source, then we set it to zero—there is **no need** to calculate V_{DO} !

* Approximate all DC blocking capacitors as AC short circuits in your small-signal circuit (i.e., **remove** all blocking capacitors in the schematic, and **replace** them with short circuits).

* Approximate all AC choke inductors as AC open circuits in our small-signal circuit (i.e., **remove** all choke inductors in the circuit schematic, and **replace** them with short circuits).

<u>Step 5:</u> Analyze the small-signal circuit.

Analyze the circuit with small-signal sources only, to find all small-signal voltages and currents.

It will likely be helpful to **simplify** and **redraw** the resulting small-signal circuit. Since a **bunch** of the original circuit devices (e.g., DC sources, inductors, capacitors) may have been **replaced** with shorts and opens, the resulting small-signal circuit can often be **greatly simplified**.

Hint: Your small-signal currents and voltages cannot and must not have a DC component! If they do, it means that you have left "on" one or more DC sources! For example, if $i_d(t)$ is the small-signal **current** through the diode, then the small signal **voltage** $v_d(t)$ across the diode is:

$$v_d(t) = i_d(t) r_D$$

Thus, answers such as:

$$v_d(t) = i_d(t)r_D + 0.7$$


or:

$$\boldsymbol{v}_{d}(\boldsymbol{t}) = \boldsymbol{i}_{d}(\boldsymbol{t})\boldsymbol{r}_{D} + \boldsymbol{V}_{D0}$$

are **not** correct!

<u>Example: Diode Small-</u> <u>Signal Analysis</u>

Consider the circuit:




Q: If $v_s(t) = 0.01 \sin \omega t$, what is $i_d(t)$?

A: Follow the small-signal analysis steps!

<u>Step 1:</u> Complete a D.C. Analysis

Turn **off** the small-signal source and replace the junction diodes with the CVD model.

1/6



Thus from Ohm's Law:

$$I_{1} = \frac{V_{R1}}{1} = 3.6 \text{ mA}$$

$$I_{D}^{i} = I_{1} - I_{2}$$
And finally from KCL:

$$= 3.6 - 0.7$$

Now checking our result:

$$I_{D}^{i} = 2.9 \ mA > 0$$

= 2.9 *mA*


Therefore our estimate of the D.C. diode current is:


$$I_{D} = I_{D}^{i} = 2.9 \, mA$$

<u>Step 2</u>: Calculate the diode small-signal resistance r_d :


$$r_{D} = \frac{nV_{T}}{I_{D}} = \frac{0.025}{0.0029} = 8.6\,\Omega$$

Note since the junction diodes are **identical**, and since each has the **same** current I_D = 2.9 mA flowing through it, the small-signal resistance of each junction diode is the **same** (r_D =8.6 Ω).










1/5

<u>Example: Small-Signal</u> <u>Diode Switches and</u>

<u>Attenuators</u>

Consider now **this** junction diode circuit, which includes a very large capacitor and a very large inductor:

n=1



thus a small-signal and DC output voltage.

Let's see if we can determine the **relationship** between the small signal source v_s and the small-signal output voltage v_o .

First, we must perform a **DC analysis**. Our first step of course is to determine the DC circuit, a step that is easily completed once we:

1. Turn off the small-signal source $v_s(t)$.

2. Replace the capacitor with an open circuit.

3. Replace the inductor with a short circuit.

 V_{c} -

The **DC circuit** is thus:

Replacing the junction diode with the CVD model, we find (**I'm** skipping the IDEAL diode analysis steps—but that **doesn't** mean that **you** can!):

 I_D


1 K + V₀ -

$$I_{D} = \frac{V_{C} - 0.7}{1} = V_{C} - 0.7 \quad [mA]$$

The above is true provided that $V_c > 0.7$

Our next step is to determine the **small-signal resistance** of the junction diode:

Jim Stiles




Now we can determine the **small-signal circuit**. We return to the original circuit and then must:

- 1. Turn off the DC source V_{C} .
- 2. Approximate the large capacitor with a short circuit.
- 3. Approximate the large inductor with an open circuit.
- **4**. Replace the junction diode with its **small-signal resistance**.


The small-signal circuit is therefore:

 $V_{S}(f)$



 $1 K \begin{cases} + \\ v_o(t) \\ - \end{cases}$

By using voltage division, we find that the small-signal output is related to the small-signal source as:



Again, the above is true provided that $V_c > 0.7$.

Now, look at this result, and how it is affected by DC bias voltage V_{C} .

For example, if $V_c = 0.7 V$, we find that $v_o(t) = 0$.

Conversely, if V_c is large (i.e., $V_c \gg 0.7 V$) then $v_c(t) \approx v_c(t)$.

Think about what this means!

By changing the value of DC voltage V_c , the junction diode can be used as a small-signal switch.

IF $V_c = 0.7 V$ the switch is **open**—the small-signal source is **disconnected** from the 1K load.

 $V_{S}(f)$

 $1 K \begin{cases} + \\ V_{o}(t) \\ - \end{cases} \qquad V_{C} = 0.7 V$

IF $V_c \gg 0.7 V$ the switch is **closed**—the small-signal source is **connected** directly to the 1K load

$$V_{\rm s}(f) \qquad 1 \ {\rm K} \qquad + \\ V_{o}(f) \qquad - \\ V_{C} \gg 0.7 \ {\rm V} \qquad -$$

Moreover, the DC control voltage can be set to any voltage in **between** these two extremes. The result is an output voltage that is greater than zero, but less than source voltage $v_s(t)$ (i.e., $0 < v_o(t) < v_s(t)$).

Q: How is this useful?

A: This is an example of voltage controlled attenuation. An attenuator is sort of like a "volume control"—a device that allows us to adjust a small-signal $v_o(t)$ to any arbitrary value.

