## 3.3- Modeling the Diode

Forward Characteristic

How do we analyze circuits with junction diodes?

2 ways:
A. Exact Solutions

HO: Transcendental Solutions of Junction Diode Circuits
B. Approximate Solutions

To obtain a quick (but less accurate) solution, we replace all junction diodes with approximate circuit models.

## 3 kinds of models:

1. 
2. 
3. 

HO:The Ideal Diode Model

HO: The Constant Voltage Drop Model

HO: The Piecewise Linear Model

HO: Constructing the PWL Model

Example: Constructing a PWL Model

Example: Constructing a Diode Small-Signal Model

Example: Junction Diode Models

Example: Another Junction Diode Model Example

## C. Small-Signal Analysis

We often find that currents/voltages consist of two components: DC and small-signal.

HO: DC and Small-Signal Components
HO: DC and AC Impedance of Reactive Elements

Note that for the ideal diode or CVD model, the fb small-signal diode voltage is always zero!

$$
\text { e.g., } v_{D}(t)=0.7 V \quad \therefore v_{D}=0.7 \text { and } v_{d}(t)=0.0
$$

HO: Small-Signal Circuit Analysis

HO: Steps for Small-Signal Circuit Analysis

Example: Junction Diode Small-Signal Analysis

## Example: Small-Signal Diode Switches

## Transcendental Solutions

## of Junction Diode Circuits

In a previous example, we were able to use the junction diode equation to algebraically analyze a circuit and find numeric solutions for all circuit currents and voltages.

However, we will find that this type of circuit analysis is, in general, often impossible to achieve using the junction diode equation!


A: Although we can always determine a numerical solution, it is often impossible to find this solution algebraically. Consider this simple junction diode circuit:


From KVL:

$$
\begin{aligned}
& V_{s}-v_{D}-v_{R}=0 \\
\therefore & V_{s}-v_{D}-R i_{D}=0 \\
\therefore & i_{D}=\frac{V_{s}-v_{D}}{R}
\end{aligned}
$$

Likewise, from the junction diode equation:

$$
i_{D}=I_{s}\left(e^{v_{0} / n V_{T}}-1\right)
$$

Equating these two, we have a single equation with a single unknown ( $v_{D}$ ):

$$
\frac{V_{s}-V_{D}}{R}=I_{s}\left(e^{v_{D} / n V_{T}}-1\right)
$$

Q: Precisely! Just as I said! You have 1 equation with 1 unknown. Go solve this equation for $v_{D}$, and then you can determine all other unknown voltages and currents (i.e., io and $v_{R}$ ).


A: But that's the problem! What is the algebraic solution of $v_{0}$ for the equation:


The above equation is known as a transcendental equation. I $\dagger$ is an algebraic expression for which there is no algebraic solution!

Examples of transcendental equations include:

$$
x=\cos [x], \quad y^{2}=\ln [y], \quad \text { or } 4-x=2^{x}
$$

Q: But, we could build that simple junction diode circuit in the lab. Therefore $v_{0}$, is and $v_{R}$ must have some numeric value, right !?!

A: Absolutely! For every value of source voltage $V_{s}$, resistance $R$, and junction diode parameters $n$ and $I_{s}$, there is a specific numerical solution for $v_{D}, i_{D}$ and $v_{R}$. However, we cannot find this numerical solution with algebraic methods!

Q: Well then how the heck do we find solution??

A: We use what is know as numerical methods, often implementing some iterative approach, typically with the help of a computer (see example 3.4 on pp. 154-155).

This generally involves more work than we wish to do when analyzing junction diode circuits!

Q: So just how do we analyze junction diode circuits??
A: We replace the junction diodes with circuit models that approximate junction diode behavior!


A: This is absolutely correct; we did not use approximate models or numerical methods to solve that problem. However, if you look back at that example, you will find that the problem was a bit contrived.

* Recall that effectively, we were given the voltage across one diode as part of the problem statement. We were then asked to find the source voltage $V_{s}$.
* This was a bit of an academic problem, as in the "real world" it is unlikely that we would somehow know the voltage across the diode without knowing the value of the voltage source that produced it!
* Thus, problems like this previous example are sometimes used by professors to create junction diode circuit problems that are solvable, without encountering a dreaded transcendental equation!
* In the real world, we typically know neither the diode voltage nor the diode current directly-transcendental equations are most often the sad result!
* Instead of applying numerical techniques, we will find it much faster (albeit slightly less accurate) to apply approximate circuit models. I wish I had a nickel
for every time my
software has crashed-
Oh wait, I do!


## The Ideal Diode Model

One way to analyze junction diode circuits is simply to assume the junction diodes are ideal. In other words:

Replace: $i_{0} \downarrow \underset{\underbrace{+}_{-}}{v_{0}} \quad$ with: $\quad i_{0}=i_{0}^{i} \underbrace{+}_{-} v_{0}=v_{0}^{i}$

We know how to analyze ideal diode circuits (recall sect. 3.1)!

## IMPORTANT NOTE !!! PLEASE READ THIS CAREFULLY:

Make sure you analyze the resulting circuit precisely as we did in section 3.1. You assume the same ideal diode modes, you enforce the same ideal diode values, and you check the same ideal diode results, precisely as before. Once we replace the junction diodes with ideal diodes, we have an ideal diode circuit-no junction diodes are involved!

Q: But, ideal diodes are not junction diodes; won't we get the wrong answer???

A: YES !!! Darn right we won't! However, the answers, albeit incorrect, will be close to the actual values. In other words, our answers will be approximately correct.

We approximate a junction diode as an ideal diode.

Our answers are therefore-approximations !!

For example, if using the ideal diode model we find that current $i_{0}=i_{0}^{i}>0$, then the diode voltage determined will be $v_{0}=v_{0}^{i}=0$. Of course, the exact solution will be some value closer to $v_{0}=0.7$, so our answer has some error.


## The Constant Voltage Drop (CVD) Model

Q: We know if significant positive current flows through a junction diode, the diode voltage will be some value near 0.7 V . Yet, the ideal diode model provides an approximate answer of $v_{D}=0$ V. Isn't there a more accurate model?

A: Yes! Consider the Constant Voltage Drop (CVD) model.


In other words, replace the junction diode with two devices-an ideal diode in series with a 0.7 V voltage source.

To find approximate current and voltage values of a junction diode circuit, follow these steps:

Step 1 - Replace each junction diode with the two devices of the CVD model.

Note you now a have an IDEAL diode circuit! There are no junction diodes in the circuit, and therefore no junction diode knowledge need be (or should be) used to analyze it.

Step 2-Analyze the IDEAL diode circuit. Determine $i_{0}^{i}$ and $v_{0}^{i}$ for each ideal diode.

## IMPORTANT NOTE!!! PLEASE READ THIS CAREFULLY:

Make sure you analyze the resulting circuit precisely as we did in section 3.1. You assume the same IDEAL diode modes, you enforce the same IDEAL diode values, and you check the same IDEAL diode results, precisely as before. Once we replace the junction diodes with the CVD model, we have an IDEAL diode circuit-no junction diodes are involved!

Step 3 - Determine the approximate values $i_{0}$ and $v_{0}$ of the junction diode from the ideal diode values $i_{0}^{i}$ and $v_{0}^{i}$ :

Note therefore, if the IDEAL diode (note here I said IDEAL diode) is forward biased ( $i_{0}^{i}>0$ ), then the approximation of the junction diode current will likewise be positive ( $i_{0}>0$ ), and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_{0}^{i}=0$ ) will be:

$$
\begin{aligned}
v_{0} & =v_{0}^{i}+0.7 \\
& =0.0+0.7 \\
& =0.7 \mathrm{~V}
\end{aligned}
$$

However, if the IDEAL diode is reversed biased ( $i_{0}^{i}=0$ ), then the approximation of the junction diode current will likewise be zero ( $i_{0}=0$ ), and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_{0}^{i}<0$ ) will be:

$$
\begin{aligned}
v_{D} & =v_{D}^{i}+0.7 \\
& <0.7 \mathrm{~V}
\end{aligned}
$$

NOTE: Do not check the resulting junction diode approximations. You do not assume anything about the junction diode, so there is nothing to check regarding the junction diode answers.

## The Piece-Wise Linear Model

Q: The CVD model approximates the forward biased junction diode voltage as $v_{0}=0.7 \mathrm{~V}$ regardless of the junction diode current. This of course is a good approximation, but in reality, the junction diode voltage increases (logarithmically) with increasing diode current. Isn't there a more accurate model?

A: Yes! Consider the Piece-Wise Linear (PWL) model.


In other words, replace the junction diode with three devicesan ideal diode, in series with some voltage source (not 0.7 V !) and a resistor.

To find approximate current and voltage values of a junction diode circuit, follow these steps:

Step 1 - Replace each junction diode with the three devices of the PWL model.

Note you now a have an IDEAL diode circuit! There are no junction diodes in the circuit, and therefore no junction diode knowledge need be (or should be) used to analyze it.

Step 2-Analyze the IDEAL diode circuit. Determine $i_{0}^{i}$ and $v_{0}^{i}$ for each IDEAL diode.

## IMPORTANT NOTE !!! PLEASE READ THIS

 CAREFULLY:Make sure you analyze the resulting circuit precisely as we did in section 3.1. You assume the same IDEAL diode modes, you enforce the same IDEAL diode values, and you check the same IDEAL diode results, precisely as before. Once we replace the junction diodes with the CVD model, we have an IDEAL diode circuit-no junction diodes are involved!

Step 3 - Determine the approximate values $i_{0}$ and $v_{0}$ of the junction diode from the ideal diode values $i_{b}^{i}$ and $v_{D}^{i}$ :


Note therefore, if the IDEAL diode (note here I said IDEAL diode) is forward biased ( $i_{0}^{i}>0$ ), then the approximation of the junction diode current will likewise be positive ( $i_{0}>0$ ), and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_{0}^{i}=0$ ) will be:

$$
\begin{aligned}
v_{D} & =v_{D}^{i}+V_{D D}+i_{D}^{i} r_{d} \\
& =0.0+V_{D 0}+i_{D}^{i} r_{d} \\
& =V_{D 0}+i_{D}^{i} r_{d}
\end{aligned}
$$

However, if the IDEAL diode is reversed biased ( $i_{o}^{i}=0$ ), then the approximation of the junction diode current will likewise be zero ( $i_{D}=0$ ), and the approximation of the junction diode voltage (unlike the ideal diode voltage of $v_{0}^{i}<0$ ) will be:

$$
\begin{aligned}
v_{D} & =v_{D}^{i}+V_{D O}+i_{D}^{i} r_{d} \\
& =v_{D}^{i}+V_{D O}+0 \\
v_{D} & <V_{D 0}
\end{aligned}
$$

NOTE: Do not check the resulting junction diode approximations. You do not assume anything about the junction diode, so there is nothing to check regarding the junction diode answers.

## Constructing the PWL

## Junction Diode Model

Q: Wait a minute! How the heck are we supposed to use the PWL model to analyze junction diode circuits? You have yet to tell us the numeric values of voltage source $V_{D O}$ and resistor $r_{d}$ !

A: That's right! The reason is that the proper values of voltage source $V_{D O}$ and resistor $r_{d}$ are up to you to determine! To see why, consider the current voltage relationship of the PWL model:


Note that when the ideal diode in the PWL model is forward biased, the current-voltage relationship is simply the equation of a line!

$$
\begin{aligned}
\longrightarrow i_{0} & =\left(\frac{1}{r_{d}}\right) v_{0}-\left(\frac{v_{00}}{r_{d}}\right) \\
y & =m+b
\end{aligned}
$$

Compare the above to the forward biased junction diode approximation:

$$
i_{0}=I_{s} e^{v_{0} / n V_{T}}
$$

An exponential equation!
An exponential function and the equation of a line are very different-the two functions can approximately "match" only over a limited region:

Q: Limited match!?
Then why even bother with this PWL model?


A: Remember, the PWL model is more accurate than our two alternatives-the ideal diode model and the CVD model.

At the very least, the PWL model (unlike the two alternatives) shows an increasing voltage $v_{D}$ with increasing $i D$. Moreover, if we select the values of $V_{D O}$ and $r_{d}$ properly, the PWL can very accurately "match" the actual (exponential) junction diode curve over a decade or more of current (e.g., accurate from $i_{D}=1 \mathrm{~mA}$ to 10 mA , or from $i_{D}=20 \mathrm{~mA}$ to 200 mA ).

> Q: Yes well I asked you a long time ago what $r_{d}$ and Voo should be, but you still have not given me an answer!

A: OK. We now know that the values of $r_{d}$ and $V_{D 0}$ specify a line. We also know there are 4 potential ways to specify a line:

1. Specify two points on the line.
2. Specify one point on the line, as well as its slope $m$.
3. Specify one point on the line, as well as its $y$ intercept $b$.
4. Specify both its slope and its $\boldsymbol{y}$-intercept $b$.

We will find that the first two methods are the most useful. Let's address them one at a time.

## 1. Specify two points on the line

The obvious question here is: Which two points?

Hopefully it is equally obvious that the two points should be points lying on the junction diode exponential curve (after all, it is this curve that we are attempting to approximate!).

Typically, we pick two current values separated by about a decade (i.e., 10 times). For example, we might select $i_{01}=10$ $m A$ and $i_{02}=100 \mathrm{~mA}$. We will find that the resulting PWL model will be fairly accurate over this region.


> Q: I've got a question! How do we find the corresponding voltage values vol and vor for these two currents?

A: Remember, we are selecting two points on the exponential junction diode curve. Thus, we can use the junction diode equation to determine the corresponding voltages:

$$
\begin{aligned}
& v_{D 1}=n V_{T} \ln \left[\frac{i_{D 1}}{I_{s}}\right] \\
& v_{D 2}=n V_{T} \ln \left[\frac{i_{D 2}}{I_{s}}\right]
\end{aligned}
$$

Now, the rest is simply Middle School mathematics. If our PWL "line" intersects these two points, then:


Thus, we can solve the above two equations to determine the two unknown values of $V_{D O}$ and $r_{d}$, such that our PWL "line" will intersect the two specified points on the junction diode curve:

$$
m=\frac{1}{r_{d}}=\frac{i_{D 2}-i_{D 1}}{v_{D 2}-v_{D 1}} \quad \therefore \quad r_{d}=\frac{v_{D 2}-v_{D 1}}{i_{D 2}-i_{D 1}}
$$

And then we use our PWL "line" equation to find $r_{d}$ :

$$
V_{D O}=v_{D 1}-i_{D 1} r_{d} \quad \text { or } \quad V_{D 0}=v_{D 2}-i_{D 2} r_{d}
$$

(note these two equations are KVL!).

## 2. Specify one point and the slope

Now let's examine another way of constructing our PWL model. We first specify just one point that the PWL "line" must intersect. Let's denote this point as ( $I_{D}, V_{D}$ ) and call this point our bias point.

Of course, we want our bias point to lie on the exponential junction diode curve, i.e.:

$$
I_{D}=I_{s} e^{V_{0} / n V_{T}} \text { or equivalently } V_{D}=n V_{T} \ln \left[\frac{I_{D}}{I_{s}}\right]
$$

Now, instead of specifying a second intersection point, we merely specify directly the PWL line slope (i.e., directly specify the value of $r_{d}!$ ):

$$
m=\frac{1}{r_{d}}
$$

Q: But I have no idea what the value of this slope should be!?!
Q: But I have no idea
what the value of this
slope should be!?!

A: Think about it. Of all possible PWL models that intersect the bias point, the one that is most accurate is the one that has a slope equal to the slope of the exponential junction diode curve (that is, at the bias point)!


A: Actually no. The above equation is not the slope of the junction diode curve at the bias point. This equation provides the slope of the curve as a function diode voltage $v_{0}$. The slope of the junction diode curve is in fact different at every point on the junction diode curve.

In fact, as the equation above clearly states, the slope of the junction diode curve exponential increases with increasing $v_{0}$ !

Q: Yikes! So what is the derivate equation good for?

A: Remember, we are interested in the value of the slope of the curve at one particular point-the bias point. Thus, we simply evaluate the derivative function at that point. The result is a numeric value of the slope at our bias point!

$$
m=\left.\frac{d}{d v_{D}}\left(I_{s} e^{v_{0} / n v_{T}}\right)\right|_{v_{0}=v_{0}}
$$

$$
=\left.\frac{I_{s} e^{V_{0} / n V_{T}}}{n V_{T}}\right|_{v_{0}=V_{0}}
$$

$$
=\frac{I_{s} e^{V_{0} / n V_{T}}}{n V_{T}}
$$

Note the numerator of this result! We recognize this numerator as simply the value of the bias current $I_{D}$ :

$$
I_{D}=I_{S} e^{V_{D} / n V_{T}}
$$

Therefore, we find that the slope at the bias point is:

$$
m=\frac{I_{s} e^{V_{0} / n V_{T}}}{n V_{T}}=\frac{I_{0}}{n V_{T}}
$$

Now, we want the slope of our PWL model line to be equal to the slope of the junction diode curve at our bias point.
Therefore, we desire:

$$
\frac{1}{r_{d}}=m=\frac{I_{D}}{n V_{T}}
$$

Thus, rearranging this equation, we find that the PWL model resistor value should be:

$$
r_{d}=\frac{n V_{T}}{I_{D}}
$$

We likewise can rearrange the PWL "line" equation to determine the value of the model voltage source $V_{D O}$ :

$$
V_{D 0}=V_{D}-I_{D} r_{d} \quad(K V L!)
$$

Now, combining the previous two equations, we find:

$$
\begin{aligned}
V_{D O} & =V_{D}-I_{D} r_{d} \\
& =V_{D}-I_{D}\left(\frac{n V_{T}}{I_{D}}\right) \\
& =V_{D}-n V_{T}
\end{aligned}
$$

So, let's recap what we have learned about constructing a PWL model using this particular approach.

1. We first select a single bias point ( $I_{D}, V_{D}$ ), a point that lies on the junction diode curve, i.e.:

$$
I_{0}=I_{s} e^{V_{0} / n_{T}}
$$

2. Using the current and voltage values of this bias point, we can then determine directly the PWL model resistor value:

$$
r_{d}=\frac{n V_{T}}{I_{D}}
$$

3. We can also directly determine the value of the model voltage source:

$$
V_{D 0}=V_{D}-n V_{T}
$$

This method for constructing a PWL model produces a very precise match over a relatively small region of the junction diode curve.

We will find that this is very useful for many practical diode circuit problems and analysis!

This PWL model produced by this last method (as described by the equations of the previous page) is called the junction diode small-signal model.

We will use the small-signal model again-make sure that you know what it is and how we construct it!

## Example: Constructing a PWL Model

For a certain junction diode, we know that:

$$
i_{0}=10 \mathrm{~mA} \text { when } v_{0}=0.7 \mathrm{~V}
$$

and

$$
i_{D}=1 \mathrm{~mA} \text { when } v_{D}=0.6 \mathrm{~V}
$$

Say we wish to construct a PWL model that will approximate this junction diode behavior for diode currents from, say, approximately 1 mA to approximately 10 mA .

Recall that the resulting model will relate diode voltage $V_{D}$ to diode current $i_{D}$ as a line of the form:

$$
i_{0}=\left(\frac{1}{r_{d}}\right) v_{0}-\left(\frac{V_{D 0}}{r_{d}}\right)
$$

We therefore need to determine the values of $V_{D 0}$ and $r_{d}$ such that this PWL model "line" will intersect the two points io1 $=1.0, v_{D 1}=0.6$ and $i_{D 2}=10.0, v_{D 2}=0.7$.

The slope of this line must therefore be:

$$
m=\frac{i_{D 2}-i_{D 1}}{v_{D 2}-v_{D 1}}=\frac{10-1}{0.7-0.6}=\frac{9}{0.1}=90 \quad \text { K mhos }
$$

Thus our PWL model resistor value $r_{d}$ must be:

$$
r_{d}=\frac{1}{m}=\frac{0.1}{9}=0.0111 \quad \mathrm{~K} \Omega
$$

Or in other words, $r_{d}=11.1 \Omega$.

Q: Wow! That's a very small resistance value. Are you sure we calculated $r_{d}$ correctly?

A: Typically, we find that the resistor value in the PWL model is small. In fact, it is frequently less than $1 \Omega$ when we attempt to match the junction diode curve in a "high" current region (e.g., from io $=50 \mathrm{~mA}$ to $i_{D}=500 \mathrm{~mA}$ ).

Now that we have determined $r_{d}$, we can insert either point into the model line equation and solve for $V_{D 0}$. For example, the equations:

$$
i_{D 1}=\left(\frac{1}{r_{d}}\right) v_{D 1}-\left(\frac{V_{D 0}}{r_{d}}\right) \quad \text { or } \quad i_{D 2}=\left(\frac{1}{r_{d}}\right) v_{D 2}-\left(\frac{V_{D 0}}{r_{d}}\right)
$$

become either:

$$
\begin{aligned}
V_{D O} & =v_{D 1}-i_{D 1} r_{d} \\
& =0.6-1(0.0111) \\
& =0.589 \mathrm{~V}
\end{aligned}
$$

or

$$
\begin{aligned}
V_{D O} & =v_{D 2}-i_{D 2} r_{d} \\
& =0.7-10(0.0111) \\
& =0.589 \mathrm{~V}
\end{aligned}
$$

In other words, we can use either point to determine $V_{D 0}$.

> Our PWL model is therefore:


Now, compare this PWL model to the CVD model:


Note that the CVD model can be viewed as a PWL model with $V_{D O}=0.7 \mathrm{~V}$ and $r_{d}=0.0$. Compare those values with our model ( $V_{D O}=0.589 \mathrm{~V}$ and $r_{d}=11.1 \Omega$ )-not much difference!

Thus, the PWL model is not a radical departure from the CVD model (typically $V_{D o}$ is close to 0.7 V and $r_{d}$ is very small). Instead, the PWL can be view as slight improvement of the CVD model.

## Example: Constructing a

## Diode Small-Signal Model

Recall that one method for constructing a diode PWL model is to specify a single point (i.e., the bias point) on the junction diode curve, and then determine the slope of the junction diode curve at that point.

We can then select our PWL model parameters $r_{d}$ and $V_{D O}$ such that the PWL model "line" will intersect the specified bias point, and so that the slope of the line will match that of the junction diode curve at the bias point.

We call this model the small-signal PWL diode model!
For example, say a junction diode with $n=1$ pulls a diode current of $i_{D}=10 \mathrm{~mA}$ at a diode voltage of $v_{D}=0.6 \mathrm{~V}$.
$\rightarrow$ Let's build a small-signal PWL model for this diode!

First, we need to select a bias point ( $I_{D}, V_{D}$ ). Recall that this can be any point on the junction diode curve.


Q: But which point do we select? How can we decide?

A: Remember, a PWL model (with a linear $i_{0}, v_{D}$ relationship) can only "match" the junction diode curve (with an exponential $i_{0}, v_{D}$ relationship) over a relatively small region. Thus, we want our PWL model to accurately "match" the junction diode curve over the region where the correct junction diode solution $i_{0}, v_{D}$ actually lies.


> Q: Whoa! How can we do that? We are constructing the PWL model so that we can accurately estimate the unknown junction diode values io, vo. But now you say that we must first know the solution in order to construct a useful PWL mode!!

A: It is of course true that if we already know the exact value of junction diode $i_{0}$ and $v_{0}$, we might as well stop working-we already have the final answer!

However, we do not require the exact junction diode solution in order construct a useful PWL model. Rather, we need only to have approximate knowledge (i.e., a "rough idea").

Often, we can do a quick analysis of a circuit to get a rough ideal of the diode current. For example, we can use the ideal diode model (or the CVD model) to determine an approximate value for io.

You can then use this approximate current value to select your bias point (on the junction diode curve). Now you can construct an accurate small-signal PWL diode model!

OK, now back to our example. Say that somehow we know that the actual junction diode current in our circuit is in the vicinity of 10 mA . Let's therefore use as our bias point the values that we were initially given-values that describe a point lying on the junction diode curve:

$$
I_{D}=10 \mathrm{~mA} \quad V_{D}=0.6 \mathrm{~V}
$$

Note that this was the hardest part of the whole process! Determining the model parameters is now straightforward.

Using the results of a previous handout, we find:

$$
r_{d}=\frac{n V_{T}}{I_{0}}=\frac{1(0.025)}{10}=0.0025 \mathrm{~K}=2.5 \Omega
$$

and

$$
\begin{aligned}
V_{D 0} & =V_{0}-n V_{T} \\
& =0.6-0.025 \\
& =0.575 \mathrm{~V}
\end{aligned}
$$

We're done!

## Example: Junction Diode Models

Consider the junction diode circuit, where the junction diode has device parameters $I_{S}=10^{-12} \mathrm{~A}$, and $n=1$ :


I numerically solved the resulting transcendental equation, and determined the exact solution:

$$
\begin{aligned}
& i_{D}=87.40 \mathrm{~mA} \\
& v_{D}=0.630 \mathrm{~V}
\end{aligned}
$$

Now, let's determine approximate values using diode models !
First, let's try the ideal diode model.


From KVL:

$$
\begin{aligned}
& 5.0-v_{0}^{i}-0.05 i_{0}^{i}=0 \\
& \therefore i_{0}^{i}=\frac{5.0}{0.05}=100 \mathrm{~mA}
\end{aligned}
$$

Check result:

$$
i_{0}^{i}=100 m A>0
$$

We therefore can approximate the junction diode current as the current through the ideal diode model:

$$
i_{0} \approx i_{0}^{i}=100 \mathrm{~mA}
$$

And approximate the junction diode voltage as the voltage across the ideal diode model:

$$
v_{0} \approx v_{0}^{i}=0
$$

Compare these approximations to the exact solutions:

$$
i_{D}=87.4 \mathrm{~mA} \text { and } v_{D}=0.630 \mathrm{~V}
$$

Close, but we can do better! Let's use the CVD model.


Check the result:

$$
i_{0}^{i}=86.0>0
$$

We therefore can approximate the junction diode current as the current through the CVD model:

$$
i_{0} \approx i_{0}^{i}=86.0 \mathrm{~mA}
$$

And approximate the junction diode voltage as the voltage across the CVD model:

$$
\begin{aligned}
v_{0} & \approx v_{0}^{i}+0.7 \\
& =0.0+0.7 \\
& =0.7 \mathrm{~V}
\end{aligned}
$$

Compare these approximations to the exact solutions:

$$
i_{0}=87.4 \mathrm{~mA} \quad \text { and } \quad v_{0}=0.630 \mathrm{~V}
$$

Much better than before, but we can do even better! Let's use the PWL model.
+5 V
+5v

Q: But, what values should we use for model parameters $V_{D O}$ and $r_{d}$ ??

A: From the CVD model, we know that io is approximately 86 mA . Therefore, let's create a PWL model that is accurate in the region between, say, $50 \mathrm{~mA}<\mathrm{i}_{\mathrm{D}}<125 \mathrm{~mA}$.

First, we determine $v_{D}$ at 50 mA and 125 mA .

$$
\begin{aligned}
v_{0} & =n V_{T} \ln \left(i_{o} / I_{S}\right) \\
& =0.616 \mathrm{~V} \text { for } 50 \mathrm{~mA} \\
& =0.639 \mathrm{~V} \text { for } 125 \mathrm{~mA}
\end{aligned}
$$

We now know two points lying on the junction diode curve! Let's construct a PWL model whose "line" intersects these two points.

Recall that when the ideal diode is forward biased, applying KVL to the PWL model results in:

$$
v_{D}=V_{D 0}+i_{D} r_{d}
$$

or equivalently:

$$
i_{D}=\frac{v_{D}}{r_{d}}-\frac{V_{D 0}}{r_{d}}
$$

Inserting the junction diode values into this PWL model equation provides:

$$
\begin{aligned}
& 0.616=V_{D 0}+(0.05) r_{d} \\
& 0.639=V_{D 0}+(0.125) r_{d}
\end{aligned}
$$

Two equations and two unknowns !! Solving, we get:

$$
V_{D 0}=0.600 \mathrm{~V} \text { and } r_{d}=0.31 \Omega \text { (small !!) }
$$

Therefore, the ideal diode circuit is:

$$
\begin{aligned}
& \text { Assume the IDEAL diode is "on". } \\
& \text { From KVL: } \\
& 5.0-v_{0}^{i}-0.6-(0.05+0.00031) i_{o}^{i}=0 \\
& \therefore i_{0}^{i}=\frac{5.0-0.6}{0.05031}=87.5 \mathrm{~mA}
\end{aligned}
$$

Check the result:

$$
i_{0}^{i}=87.5 \mathrm{~mA}>0
$$

We can therefore approximate the junction diode current as the current through the PWL model:

$$
i_{0} \approx i_{D}^{i}=87.5 \mathrm{~mA}
$$

and approximate the junction diode voltage as the voltage across the PWL model:

$$
\begin{aligned}
v_{D} & =v_{D}^{i}+v_{D 0}+i_{D}^{i} r_{D} \\
& =0+0.600+(0.087) 0.31 \\
& =0.627 \mathrm{~V}
\end{aligned}
$$

Now, compare these values to the exact values $v_{D}=0.630 \mathrm{~V}$ and $i_{D}=87.4 \mathrm{~mA}$.

The error of the PWL model estimates is just 0.003 Volts and 0.1 mA !

Each model provides better estimates than the previous one!

## Example: Another Junction Diode Model Example

Consider now this circuit:


Using the CVD model, let's estimate the voltage across, and current through, the junction diode.

First, replace the junction diode with the CVD model:


Now we have an IDEAL diode circuit, and therefore we analyze it precisely as we did in section 3.1 !!

ASSUME the IDEAL diode is forward biased (why not?).
ENFORCE the condition that $v_{0}^{i}=0.0 \mathrm{~V}$ (a short circuit).


ANALYZE the IDEAL diode circuit:
From KCL $\rightarrow \quad i_{1}=i_{2}+i_{0}^{i}$
Where $\rightarrow \quad i_{1}=0.5 \mathrm{~mA}$
$i_{2}=\frac{v_{R}}{R_{2}}=\frac{v_{R}}{1}=v_{R}$
$i_{0}^{i}=\frac{v_{R}-0.7}{R_{3}}=\frac{v_{R}-0.7}{1}=v_{R}-0.7$
Therefore $\rightarrow 0.5=v_{R}+\left(v_{R}-0.7\right)=2 v_{R}-0.7$

And thus: $\quad v_{R}=\frac{0.5+0.7}{2}=0.6 \mathrm{~V}$

So that:

$$
i_{D}^{i}=v_{R}-0.7=0.6-0.7=-0.1 \mathrm{~mA}
$$

CHECK the IDEAL diode assumption:

$$
i_{0}^{i}=-0.1 \mathrm{~mA}<0 \quad x
$$

Yikes! We made the wrong assumption! Let's change our assumption and try again.

Now ASSUME the IDEAL diode is reverse biased.

ENFORCE the condition that $i_{0}^{i}=0.0 \mathrm{~mA}$ (an open circuit).


ANALYZE the IDEAL diode circuit:

From KCL $\rightarrow \quad i_{1}=i_{2}+i_{0}^{i}$

Where $\rightarrow \quad i_{1}=0.5 \mathrm{~mA}$

$$
\begin{aligned}
& i_{2}=\frac{v_{R}}{R_{2}}=\frac{v_{R}}{1}=v_{R} \\
& i_{D}^{i}=0
\end{aligned}
$$

Therefore

$$
\rightarrow \quad 0.5=v_{R}+0=v_{R}
$$

Note that we must find the numeric value of $v_{0}^{i}$, the voltage across the reverse biased IDEAL diode.

From KVL: $\quad v_{R}-R_{3} i_{0}^{i}-v_{0}^{i}-0.7=0$

And since $i_{0}^{i}=0$, we find that:

$$
\begin{aligned}
v_{D}^{i} & =v_{R}-R_{3} i_{D}^{i}-0.7 \\
& =v_{R}-0.7 \\
& =0.5-0.7 \\
& =-0.2 \mathrm{~V}
\end{aligned}
$$

CHECK the IDEAL diode assumption:

$$
v_{D}^{i}=-0.2 \mathrm{~V}<0
$$

Our assumption was correct!


A: NO! We have only determined the current and voltage of the IDEAL diode voltage in our CVD model. These are not the estimated values of the junction diode in our circuit!

Instead, we estimate the junction diode voltage by calculating the voltage across the entire CVD model (i.e., ideal diode and 0.7 V source):

$$
\begin{aligned}
v_{D} & =v_{D}^{i}+0.7 \\
& =-0.2+0.7 \\
& =0.5 \mathrm{~V}
\end{aligned}
$$

What an interesting result! Although the IDEAL diode in the CVD model is reversed biased, our junction diode voltage estimate is positive $v_{D}=0.5 \mathrm{~V}!!!$

We likewise estimate the current through the junction diode by determining the current through the PWL model (OK, the current through the model is also the current through the ideal diode):

$$
i_{0}=i_{0}^{i}=0
$$

Hopefully, this example has convinced you as to the necessity of carefully, patiently and precisely applying the junction diode models-models that include IDEAL diodes only.

Then, you must use the model results to carefully, patiently and precisely determine approximate values for the junction diode.

Each and every step of this process is required to achieve the correct answer-I'll find out later in the semester if you have been paying attention!


## DC and Small-Signal

## Components

Note that we have used DC sources in all of our example circuits thus far. We have done this just to simplify the analysisgenerally speaking, realistic (i.e., useful) junction diode circuits will have sources that are time-varying!

The result will be voltages and currents in the circuit that will likewise vary with time (e.g., $i(t)$ and $v(t)$ ). For example, we can express the forward bias junction diode equation as:

$$
i_{D}(t)=I_{s} e^{v_{D}(t) / n V_{T}}
$$

Although source voltages $v_{s}(t)$ or currents $i_{s}(t)$ can be any general function of time, we will find that often, in realistic and useful electronic circuits, that the source can be decomposed into two separate components-the DC component $V_{s}$, and the small-signal component $v_{s}(t)$. I.E.:

$$
v_{s}(t)=V_{s}+v_{s}(t)
$$

Let's look at each of these components individually:

* The DC component $V_{s}$ is exactly what you would expect-the DC component of source $v_{s}(t)$ ! Note this $D C$ value is not a function of time (otherwise it would not be DC!) and therefore is expressed as a constant (e.g., $V_{s}=12.3 \mathrm{~V}$ ).

Mathematically, this $D C$ value is the time-averaged value of $v_{s}(t)$ :

$$
V_{S}=\frac{1}{T} \int_{0}^{T} v_{S}(t) d t
$$

where $T$ is the time duration of function $v_{s}(t)$.

* As the notation indicates, the small-signal component $v_{s}(t)$ is a function of time! Moreover, we can see that this signal is an AC signal, that is, its time-averaged value is zero! I.E.:

$$
\frac{1}{T} \int_{0}^{T} v_{s}(t) d t=0
$$

This signal $v_{s}(t)$ is also referred to as the small-signal component.

* The total signal $v_{s}(t)$ is the sum of the $D C$ and small signal components. Therefore, it is neither a $D C$ nor an $A C$ signal!

Pay attention to the notation we have used here. We will use this notation for the remainder of the course!

* DC values are denoted as upper-case variables (e.g., $V_{S}, I_{R}$ or $V_{D}$ ).
* Time-varying signals are denoted as lower-case variables (e.g., $\left.v_{s}(t), v_{r}(t), i_{0}(t)\right)$.

Also,

* AC signals (i.e., zero time average) are denoted with lower-case subscripts (e.g., $v_{s}(t), v_{d}(t), i_{r}(t)$ ).
* Signals that are not $A C$ (i.e., they have a nonzero DC component!) are denoted with upper-case subscripts (e.g., $\left.v_{S}(t), I_{D}, i_{R}(t), V_{D}\right)$.

Note we should never use variables of the form $V_{i}, I_{e}, V_{b}$. Do you see why??

Q: You say that we will often find sources with both components-a DC and small-signal component. Why is that? What is the significance or physical reason for each component?

A1: First, the DC component is typically just a DC bias. It is a known value, selected and determined by the design engineer. It carries or relates no information-the only reason it exists is to make the electronic devices work the way we want!

A2: Conversely, the small signal component is typically unknown! It is the signal that we are often attempting to process in some manner (e.g., amplify, filter, integrate). The signal itself represents information such as audio, video, or data.

Sometimes, however, this small, AC, unknown signal represents not information-but noise! Noise is a random, unknown signal that in fact masks and corrupts information. Our job as designers is to suppress it, or otherwise minimize it deleterious effects.

* This noise may be changing very rapidly with time (e.g., MHz ), or may be changing very slowly (e.g., mHz ).
* Rapidly changing noise is generally "thermal noise", whereas slowly varying noise is typically due to slowly varying environmental conditions, such as temperature.

Note that in addition to (or perhaps because of) the source voltage $v_{s}(t)$ having both a DC bias and small-signal component, all the currents and voltages (e.g., $i_{R}(t), v_{D}(t)$ ) within our circuits will likewise have both a DC bias and small-signal component!

For example, the junction diode voltage might have the form:

$$
v_{D}(t)=0.66+0.001 \cos \omega t
$$

## It is hopefully evident that:

$$
\begin{aligned}
& V_{0}=0.66 \mathrm{~V} \\
& v_{d}(t)=0.001 \cos \omega t
\end{aligned}
$$



## $D C$ and $A C$ Impedance of

## Reactive Elements

Now that we are considering time-varying signals, we need to consider circuits that include reactive elements-specifically, inductors and capacitors.

First, we will assume that all circuit sources are sinusoidal, with frequency $w$ :

$$
\begin{aligned}
v_{S}(t) & =\operatorname{Re}\left\{\mathcal{A} e^{-j(\omega t-\varphi)}\right\} \\
& =\mathcal{A} \cos (\omega t-\varphi)
\end{aligned}
$$

Note here that IF $\omega \neq 0$, the signal above is purely an $A C$ signal (no DC component!).

However, If $\omega=0$, then $v_{s}(t)=A \cos (0)=A-a D C$ signal!

Now, recall from EECS 211 the complex impedances of our basic circuit elements:

$$
\begin{aligned}
& Z_{R}=R \\
& Z_{C}=\frac{1}{j \omega C} \\
& z_{L}=j \omega L
\end{aligned}
$$

For a $D C$ signal $(\omega=0)$, we find that:

$$
\begin{gathered}
Z_{R}=R \\
Z_{C}=\lim _{\omega \rightarrow 0} \frac{1}{j \omega C}=\infty \\
Z_{L}=j(0) L=0
\end{gathered}
$$

Thus, at DC we know that:

* a capacitor acts as an open circuit ( $I_{C}=0$ ).
* an inductor acts as a short circuit $\left(V_{L}=0\right)$.

Now, let's consider two important cases:

1. A capacitor whose capacitance $C$ is unfathomably large.
2. An inductor whose inductance $L$ is unfathomably large.

## 1. The Unfathomably Large Capacitor

In this case, we consider a capacitor whose capacitance is finite, but very, very, very large.

For DC signals $(\omega=0)$, this device acts still acts like an open circuit.

However, now consider the AC signal case, where $\omega \neq 0$. The impedance of an unfathomably large capacitor is:

$$
Z_{C}=\lim _{C \rightarrow \infty} \frac{1}{j \omega C}=0
$$

Zero impedance!
$\rightarrow$ An unfathomably large capacitor acts like an AC short.

Quite a trick! The unfathomably large capacitance acts like an open to $D C$ signals, but likewise acts like a short to $A C$ signals!

$$
\xrightarrow[I_{C}=0]{+v_{c}(t)=0-} \quad C=\lim _{C \rightarrow \infty} C
$$

Q: I fail to see the relevance of this analysis at this juncture. After all, unfathomably large capacitors do not exist, and are impossible to make (being unfathomable and all).

A: True enough! However, we can make very big (but fathomably large) capacitors. Big capacitors will not act as a perfect AC short circuit, but will exhibit an impedance of very small magnitude (e.g., a few Ohms), provided that the AC signal frequency is sufficiently large.

In this way, a very large capacitor acts as an approximate $A C$ short, and as a perfect DC open.

We call these large capacitors DC blocking capacitors, as they allow no DC current to flow through them, while allowing $A C$ current to flow nearly unimpeded!


A: Say we desire the AC impedance of our capacitor to have a magnitude of less than ten Ohms:

$$
\left|Z_{c}\right|<10
$$

Rearranging, we find that this will occur if the frequency $\omega$ is:

$$
\begin{aligned}
& 10>\left|Z_{c}\right| \\
& 10>\frac{1}{\omega C} \\
& \omega>\frac{1}{10 C}
\end{aligned}
$$

For example, a $50 \mu F$ capacitor will exhibit an impedance whose magnitude is less than 10 Ohms for all AC signal frequencies above 320 Hz . Likewise, almost all AC signals in modern electronics will operate in a spectrum much higher than 320 Hz . Thus, a $50 \mu \mathrm{~F}$ blocking capacitor will approximately act as an AC short and (precisely) act as a DC open.

## 2. The Unfathomably Large Inductor

Similarly, we can consider an unfathomably large inductor. In addition to a DC impedance of zero (a DC short), we find for the $A C$ case (where $\omega \neq 0$ ):

$$
Z_{L}=\lim _{L \rightarrow \infty} j \omega L=\infty
$$

In other words, an unfathomably large inductor acts like an AC open circuit!

$$
\begin{gathered}
+V_{c}=0- \\
\xrightarrow[i_{l}(t)=0]{\longrightarrow} \quad L=\lim _{L \rightarrow \infty} L
\end{gathered}
$$

As before, an unfathomably large inductor is impossible to build. However, a very large inductor will typically exhibit a very large $A C$ impedance for all but the lowest of signal frequencies $\omega$.

We call these large inductors "AC chokes" (also known RF chokes), as they act as a perfect short to DC signals, yet so effectively impede $A C$ signals (with sufficiently high frequency) that they act approximately as an $A C$ open circuit.

For example, if we desire an AC choke with an impedance magnitude greater than $100 \mathrm{k} \Omega$, we find that:

$$
\begin{aligned}
& \left|Z_{L}\right|>10^{5} \\
& \omega L>10^{5} \\
& \omega>\frac{10^{5}}{L}
\end{aligned}
$$

Thus, an AC choke of 50 mH would exhibit an impedance magnitude of greater than $100 \mathrm{k} \Omega$ for all signal frequencies greater than 320 kHz. Note that this is still a fairly low signal frequency for many modern electronic applications, and thus this inductor would be an adequate AC choke.

Note however, that building and AC choke for audio signals ( 20 Hz to 20 kHz ) is typically very difficult!

## Small-Signal Analysis

Consider this simple junction diode circuit:


The DC voltage source ( $V_{D D}$ ) results in a $D C$ current ( $I_{D}$ ), as well as a $D C$ voltage across the junction diode $V_{D}$.

Now let's add an AC (e.g., small-signal) source ( $v_{d}$ ) to the circuit:


Note that this results in an additional AC (small-signal) component for the junction diode current and voltage.

Q: What are the DC and small-signal components of the diode current and voltage, and how are they related to the DC (VDD) and small-signal ( $v_{s}$ ) voltage sources?

A: Let's replace the junction diode with a small-signal PWL model and find out! $\quad R \quad \xrightarrow{i_{0}=I_{D}+i_{d}(t)}$


If the $D C$ voltage source is sufficiently large (e.g.,., $V_{D D} \gg V_{D O}$ ), we will find that the ideal diode is forward biased $\left(v_{D}^{i}=0\right)$ :


Now, let's apply KVL and analyze the circuit!
First, we'll consider the case where the small-signal voltage source is zero $\left(v_{s}(t)=0\right)$. In this case, the remaining $D C$ sources ( $V_{D D}$ and $V_{D O}$ ) produce a $D C$ voltage and current ( $V_{D}$ and $I_{D}$ ).

These DC values are related from KVL as:

$$
V_{D D}=I_{D}\left(R+r_{d}\right)+V_{D 0}
$$

We call this the DC circuit equation.
Now let's "turn on" the small-signal source, so that $v_{s}(t) \neq 0$.
Now we have, in addition to the DC currents and voltages, small-signal components $i_{d}$ and $v_{d}$ as well!

Again using KVL, we find that the DC and small-signal components are related as:

$$
\begin{aligned}
V_{D D}+v_{s} & =\left(I_{D}+i_{d}\right) R+V_{D 0}+\left(I_{D}+i_{d}\right) r_{d} \\
& =\left(R+r_{d}\right) I_{D}+V_{D 0}+\left(R+r_{d}\right) i_{d}
\end{aligned}
$$

Now, just for fun, let's subtract the DC equation from this KVL:

$$
\begin{aligned}
V_{s}+V_{D D} & =\left(R+r_{d}\right) I_{D}+V_{D 0}+\left(R+r_{d}\right) i_{d} \\
-V_{D D} & =-\left(R+r_{d}\right) I_{D}-V_{D 0}
\end{aligned}
$$

$$
v_{s}=\left(R+r_{d}\right) i_{d}
$$

The resulting equation:

$$
v_{s}(t)=\left(R+r_{d}\right) i_{d}(t)
$$

is known as the $A C$, or small-signal circuit equation.
Thus, the total KVL can be divided into two parts, the DC equation and the small-signal equation, i.e.:

$$
V_{D D}+v_{s}=\left(R+r_{d}\right) I_{D}+V_{D 0}+\left(R+r_{d}\right) i_{d}
$$

were the $D C$ equation is:

$$
V_{D D}=\left(R+r_{d}\right) I_{D}+V_{D 0}
$$

and the small-signal equation is:

$$
v_{s}=\left(R+r_{d}\right) i_{d}
$$

Now, it is very important that you note this interesting result. The DC equation can be directly derived from KVL applied to this circuit:


$$
V_{D D}=\left(R+r_{d}\right) I_{D}+V_{D 0}
$$

Likewise, the small-signal equation can be directly derived from KVL applied to this circuit:


Just as we can separate the total circuit KVL equation into DC and small-signal equations, we can separate the total circuit into DC and small-signal circuits!

Look closely at the two circuits. All we really have done is apply superposition! I.E.:

1. We turned off the smallsignal source and then determined the $D C$ solution (i.e., the $D C$ equation):
$V_{D D}=\left(R+r_{d}\right) I_{D}+V_{D 0}$

2. We then turned off the $D C$ sources and determined the small-signal solution (i.e., the small-signal equation):
$v_{s}(t)=\left(R+r_{d}\right) i_{d}(t)$

Q: Hold on dude! Earlier in the course you said that diodes are non-linear devices, meaning that superposition cannot be applied!?!

A: True! But look at the circuit we are analyzing -there are no diodes in this circuit!


* Recall the (assumed) forward biased ideal diode was replaced with a short circuit-and a short circuit is a linear device!
* Thus, applying superposition to this circuit is a valid analysis technique, provided that ideal diode remains forward biased for all time $t$ (i.e., $i_{0}(t)>0$ for all time $t$ ).
* If the $D C$ source is sufficiently large to place the ideal diode "firmly" into forward bias (i.e., $I_{0} \gg 0$ ), then the addition of a small AC source (i.e., the small signal source) will typically not change the ideal bias state (i.e., $I_{0}+i_{d}(t)>0$ for all $t$ ).

Thus, we can perform a small-signal analysis of a junction diode circuit (once a junction diode model is applied) by applying superposition-turn off the DC sources and analyze the resulting small-signal circuit!


A: We can theoretically use any valid diode model (e.g., CVD, PWL) in a small-signal analysis. However, when we consider the type of small signal problem that we typically encounter, we find that one model stands out as most appropriate.

Consider the total diode current and total diode voltage when both DC and small-signal components are present:

$$
\begin{aligned}
& i_{D}(t)=I_{D}+i_{d}(t) \\
& v_{D}(t)=V_{D}+v_{d}(t)
\end{aligned}
$$

First of all, we can assume that the small-signal current $i_{d}$ and small-signal voltage $v_{d}$ is indeed-small. As such, we typically need some precision in our diode model if we are in search of accurate small-signal estimates.


For example, the CVD model would always provide an estimate of the small-signal diode voltage of $v_{d}(t)=0$ (i.e., for CVD $v_{D}(t)=0.7 \mathrm{~V}$ always, thus $V_{D}=0.7 \mathrm{~V}$ and $v_{d}=0$ always!)-this is not precise enough!

Thus we might conclude that a PWL model is our best bet. The problem then becomes how to construct this model (i.e., what values of $r_{d}$ and $V_{D O}$ should we use??).


First, we note that since if the small-signal diode currents and voltages are small, the largest total diode current and total diode voltage ( $i_{0}(t)$ and $v_{0}(t)$ ) will never be much larger than the $D C$ diode current and voltage $I_{D}$ and $V_{D}$.

Likewise, the smallest total diode voltage and total diode current will never be much smaller than the $D C$ diode current and voltage $I_{D}$ and $V_{D}$.

$\rightarrow$ We need a model that matches the junction diode curve around the DC diode voltages $I_{D}$ and $V_{D}$ !

Q: Hey! Doesn't the small-signal PWL model do that?

A: Precisely! That's why we called it the small-signal PWL model-it works best for accurate small-signal analysis!

The $D C$ diode current $I_{D}$ and voltage $V_{D}$ is the "bias point" that we spoke of when explaining the small-signal PWL model. Recall that once we determine these $D C$ bias values, we can immediately find the model values of $V_{D O}$ and $r_{D}$ !


## Q: But dude, how can I

 determine the DC "bias" values $I_{D}$ and $V_{D}$ if $I$ do not first know the parameters ( $V_{D O}$ and $r_{D}$ ) of my PWL junction diode model?A: Easy! We simply perform a $D C$ analysis with the $D C$ circuit to find $I_{D}$ and $V_{D}$. The "trick" is that we perform the $D C$ analysis using the CVD model-and we know the model parameters of the CVD model!

```
1. Replace junction diodes with CVD model.
```



## Small-Signal

## Analysis Steps

Complete each of these steps if you choose to correctly complete a diode small-signal analysis.

## Step 1: Complete a D.C. Analysis

* Turn off all small-signal sources, and then complete a circuit analysis with the remaining D.C. sources only.

Good news! The CVD model is accurate enough for this step (but make sure you complete every step of the ideal circuit analysis).

* Estimate $I_{D}$ for each junction diode.

Remember, capacitors are DC opens and inductors are DC shorts!

Step 2: Calculate diode small-signal resistance $r_{0}$
For each junction diode, determine roas:

$$
r_{0}=\frac{n V_{T}}{I_{0}}
$$

Step 3: Replace junction diode with a small-signal PWL model

The ideal diode in the PWL model will be in the same bias state as the ideal diode in the CVD model in step 1.

In other words, if you determined in step 1 that an ideal diode is forward biased, then rest assured the same ideal diode is forward biased in this step!

Step 4: Determine the small-signal circuit.

* Turn off all D.C. sources.

Remember:

A zero voltage source is a short.

A zero current source is an open.
More good news! Since source $V_{D O}$ is a $D C$ source, then we set it to zero-there is no need to calculate $V_{D O}$ !

* Approximate all DC blocking capacitors as AC short circuits in your small-signal circuit (i.e., remove all blocking capacitors in the schematic, and replace them with short circuits).
* Approximate all AC choke inductors as AC open circuits in our small-signal circuit (i.e., remove all choke inductors in the circuit schematic, and replace them with short circuits).

Step 5: Analyze the small-signal circuit.

Analyze the circuit with small-signal sources only, to find all small-signal voltages and currents.

It will likely be helpful to simplify and redraw the resulting small-signal circuit. Since a bunch of the original circuit devices (e.g., DC sources, inductors, capacitors) may have been replaced with shorts and opens, the resulting small-signal circuit can often be greatly simplified.

Hint: Your small-signal currents and voltages cannot and must not have a DC component! If they do, it means that you have left "on" one or more DC sources! For example, if $i_{d}(t)$ is the small-signal current through the diode, then the small signal voltage $v_{d}(t)$ across the diode is:

$$
v_{d}(t)=i_{d}(t) r_{0}
$$

Thus, answers such as:

$$
v_{d}(t)=i_{d}(t) r_{0}+0.7
$$

or:

$$
v_{d}(t)=i_{d}(t) r_{D}+V_{D 0}
$$

are not correct!

## Example: Diode SmallSignal Analysis

Consider the circuit:


Q: If $v_{s}(t)=0.01 \sin \omega t$, what is $i_{d}(t)$ ?
A: Follow the small-signal analysis steps!

Step 1: Complete a D.C. Analysis

Turn off the small-signal source and replace the junction diodes with the CVD model.


Assume the ideal diodes are "on", enforce with short circuits.


Now analyze the D.C. circuit:

From KVL

$$
V_{R 2}=0.7+0.7=1.4 \mathrm{~V}
$$

$$
\therefore \quad I_{2}=\frac{V_{R 2}}{2}=0.7 \mathrm{~mA}
$$

From KVL:

$$
V_{R 1}=5.0-V_{R 2}=5.0-1.4=3.6 \mathrm{~V}
$$

Thus from Ohm's Law: $\quad I_{1}=\frac{V_{R 1}}{1}=3.6 \mathrm{~mA}$

And finally from KCL :

$$
\begin{aligned}
I_{D}^{i} & =I_{1}-I_{2} \\
& =3.6-0.7 \\
& =2.9 \mathrm{~mA}
\end{aligned}
$$

Now checking our result:

$$
I_{D}^{i}=2.9 \mathrm{~mA}>0
$$

Therefore our estimate of the D.C. diode current is:

$$
I_{D}=I_{D}^{i}=2.9 \mathrm{~mA}
$$

Step 2: Calculate the diode small-signal resistance $\boldsymbol{r}_{\mathrm{d}}$ :

$$
r_{0}=\frac{n V_{T}}{I_{0}}=\frac{0.025}{0.0029}=8.6 \Omega
$$

Note since the junction diodes are identical, and since each has the same current $I_{D}=2.9 \mathrm{~mA}$ flowing through it, the small-signal resistance of each junction diode is the same ( $r_{D}=8.6 \Omega$ ).

Step 3: Replace junction diodes with small-signal PWL model


Step 4: Determine the small-signal circuit.
This means turn off the 5 V source and the $V_{D O}$ sources in the PWL model!

> Q: Jeepers! How can we turn off the Voo sources in the PWL model? We haven't yet determined their value!?!

A: Gosh Wally, don't you see! Since we're just going to set these DC sources to zero (i.e., $V_{D O}=0$ ) anyway, there is no reason to calculate their voltage values!

That's right! There is no need to determine the value of PWL model sources $V_{D O}$.

After turning off all DC sources, we are left with our smallsignal circuit:


Step 5: Analyze the small-signal circuit.

Combining the parallel resistors, we get:


We can now find $i_{d}$ using current division:


$$
i_{d}(t)=i_{s}(t)\left(\frac{2}{2+0.0169}\right)
$$

$$
=9.75 \sin \omega t \quad \mu A
$$

And the small signal diode voltage is therefore:

$$
\begin{aligned}
v_{d}(t) & =i_{d}(t) r_{d} \\
& =9.75(8.6) \sin \omega t \quad \mu V \\
& =83.85 \sin \omega t \quad \mu V
\end{aligned}
$$

## Example: Small-Signal Diode Switches and <br> Attenuators

Consider now this junction diode circuit, which includes a very large capacitor and a very large inductor:


Note there is both a small-signal and DC voltage source, and thus a small-signal and DC output voltage.

Let's see if we can determine the relationship between the small signal source $v_{s}$ and the small-signal output voltage $v_{o}$.

First, we must perform a DC analysis. Our first step of course is to determine the DC circuit, a step that is easily completed once we:

1. Turn off the small-signal source $v_{s}(t)$.
2. Replace the capacitor with an open circuit.
3. Replace the inductor with a short circuit.

The DC circuit is thus:


Replacing the junction diode with the CVD model, we find (I'm skipping the IDEAL diode analysis steps-but that doesn't mean that you can!):

$$
I_{D}=\frac{V_{c}-0.7}{1}=V_{c}-0.7 \quad[\mathrm{~mA}]
$$

The above is true provided that $V_{c}>0.7$
Our next step is to determine the small-signal resistance of the junction diode:

$$
r_{0}=\frac{n V_{T}}{I_{0}}=\frac{0.025}{V_{c}-0.7}[K \Omega]
$$

Now we can determine the small-signal circuit. We return to the original circuit and then must:

1. Turn off the $D C$ source $V_{c}$.
2. Approximate the large capacitor with a short circuit.
3. Approximate the large inductor with an open circuit.
4. Replace the junction diode with its small-signal resistance.

The small-signal circuit is therefore:


By using voltage division, we find that the small-signal output is related to the small-signal source as:

$$
\begin{aligned}
v_{0}(t) & =v_{s}(t)\left(\frac{1}{1+r_{D}}\right) \\
& =\frac{v_{s}(t)}{1+\left(\frac{0.025}{v_{c}-0.7}\right)}
\end{aligned}
$$

Again, the above is true provided that $V_{c}>0.7$.
Now, look at this result, and how it is affected by DC bias voltage $V_{c}$.

For example, if $V_{c}=0.7 V$, we find that $v_{o}(t)=0$.

Conversely, if $V_{c}$ is large (i.e., $V_{c} \gg 0.7 \mathrm{~V}$ ) then

$$
v_{0}(t) \approx v_{s}(t) .
$$

Think about what this means!

By changing the value of $D C$ voltage $V_{C_{1}}$ the junction diode can be used as a small-signal switch.

IF $V_{c}=0.7 \mathrm{~V}$ the switch is open-the small-signal source is disconnected from the 1 K load.


IF $V_{c} \gg 0.7 \mathrm{~V}$ the switch is closed-the small-signal source is connected directly to the 1 K load


Moreover, the DC control voltage can be set to any voltage in between these two extremes. The result is an output voltage that is greater than zero, but less than source voltage $v_{s}(t)$ (i.e., $0<v_{o}(t)<v_{s}(t)$ ).

Q: How is this useful?

A: This is an example of voltage controlled attenuation. An attenuator is sort of like a "volume control"-a device that allows us to adjust a small-signal $v_{0}(t)$ to any arbitrary value.

$$
r_{0}=\frac{0.025}{V_{c}-0.7}
$$



