4.10 The CMOS

Digital Logic Inverter

Reading Assignment: pp. 336-346

Complementary MOSFET (CMOS) is the predominant technology for constructing IC digital devices (i.e., logic gates).

Q:

A:

HO: The CMOS Inverter

HO: The CMOS Transfer Function

HO: Peak CMOS Current


HO: The CMOS Model

HO: CMOS Propagation Delay

The CMOS Inverter

Consider the complementary MOSFET (CMOS) inverter circuit:

In this circuit:



Q: Why do we call it "Complementary"?

A: Because the device consists of an NMOS and PMOS transistor, each with equal K and equal but opposite V_{τ} .

Q: What makes the CMOS inverter so great?

A: Let's analyze the circuit and find out!

First, let's consider the case where the **input** voltage is at the perfect "**high**" state $v_I = V_{DD}$.

For this case, it is readily **apparent** that:

$$v_{GSN} = V_{DD}$$
 and $v_{GSP} = 0.0 V$ +

$$V_{\rm I} = V_{\rm DD}$$

Hence, we can conclude:

$$V_{GSN} = V_{DD} > V_{tn} \rightarrow Q_N$$
 has an induced channel !

and:

$$V_{GSP} = 0.0 \text{ V} > V_{tp} \rightarrow Q_P \text{ has } \mathbf{no} \text{ induced channel!}$$

Thus, we can conclude that Q_P is in **cutoff**, and Q_N is **either** in saturation or triode.

Let's ASSUME that Q_N is in **triode**, so we ENFORCE the condition that:

$$i_{D} = K_{n} \left[2 \left(v_{GSN} - V_{tn} \right) v_{DSN} - v_{DSN}^{2} \right]$$

 V_{DD}

VDSP

VD5N

VGSN=VDD

0 Vo

Note that:

$$v_{GSN} = v_I = V_{DD}$$
 and $v_{DSN} = v_O$

Therefore:

$$\dot{I}_{D} = K_{n} \left[2 \left(V_{GSN} - V_{tn} \right) V_{DSN} - V_{DSN}^{2} \right]$$
$$= K \left[2 \left(V_{DD} - V_{t} \right) V_{O} - V_{O}^{2} \right]$$

Now, we actually KNOW that Q_P is in **cutoff**, so we likewise ENFORCE:

$$i_{D} = 0.0$$

Equating these two ENFORCED conditions, we find that:


$$\dot{I}_{D} = \mathbf{0} = \mathbf{K} \Big[\mathbf{2} \big(\mathbf{V}_{DD} - \mathbf{V}_{t} \big) \mathbf{v}_{O} - \mathbf{v}_{O}^{2} \Big]$$

Solving, we find that the **output** voltage must be **zero**!

$$v_{0} = v_{DSN} = 0.0 \text{ V}$$

Thus, $v_{DSN} = 0 < v_{GSN} - V_{tn} = V_{DD} - V_t$.

 Q_N is indeed in the triode mode!



Hence, we can conclude:

$$v_{GSN} = 0.0 < V_{tn} \rightarrow Q_N$$
 has **no** induced channel

and:

$$V_{GSP} = -V_{DD} < V_{tp} \rightarrow Q_P$$
 has an induced channel!

Thus, we can conclude that Q_N is in **cutoff**, and Q_P is either in saturation **or** triode.

Let's ASSUME that Q_P is in **triode**, so we ENFORCE the condition that:

$$\mathbf{K}_{D} = \mathbf{K}_{p} \left[\mathbf{2} \left(\mathbf{v}_{GSP} - \mathbf{V}_{tp} \right) \mathbf{v}_{DSP} - \mathbf{v}_{DSP}^{2} \right]$$

Note that:

$$v_{GSP} = v_I - V_{DD} = -V_{DD}$$
 and $v_{DSP} = v_O - V_{DD}$

Therefore:

$$i_{D} = K_{p} \left[2 \left(V_{GSP} - V_{tp} \right) V_{DSP} - V_{DSP}^{2} \right] \\ = K \left[2 \left(V_{t} - V_{DD} \right) \left(V_{O} - V_{DD} \right) - \left(V_{O} - V_{DD} \right)^{2} \right]$$

Now, we actually KNOW that Q_N is in **cutoff**, so we likewise ENFORCE:

Equating these two ENFORCED conditions, we find that:

$$\dot{I}_{D} = 0.0 = \mathcal{K} \left[2 \left(V_{t} - V_{DD} \right) \left(v_{O} - V_{DD} \right) - \left(v_{O} - V_{DD} \right)^{2} \right]$$

Solving, we find that the output voltage must be V_{DD} !

$$V_{O} = V_{DD}$$

 V_{DD}

Thus,
$$v_{DSP} = 0 > v_{GSP} - V_{tp} = V_t - V_{DD}$$
.

 Q_P is indeed in the triode mode!

So, let's summarize. When $v_I = 0.0$:

1.
$$Q_N$$
 is in cutoff and Q_P is in triode
2. $i_D = 0.0$
3. $v_O = V_{DD}$
 $v_I = 0.0$
 $v_I = 0.0$

So, the overall behavior of the CMOS inverter is displayed in this **table**:

VI	V _O	i _D
0.0	V _{DD}	0.0
V _{DD}	0.0	0.0

Look at what this means! The CMOS inverter provides lots of ideal inverter parameters:

V_{OH} = 5.0 V (ideal!)


And since i_D is **zero** for either state, the **static power** dissipation is likewise **zero**:

This is one of the **most attractive** features of **CMOS** digital logic.

<u>The CMOS</u> Transfer Function

Now, instead of determining the output v_O of a CMOS inverter for just **two specific** input voltages (v_I = 0 and v_I = V_{DD}), we can determine the value of v_O for **any** and **all** input voltages v_I —in other words, we can determine the CMOS inverter transfer function $v_O = f(v_I)!$

Determining this transfer function is a bit laborious, so we will simply present the result (the **details** are in you **book**):



Look at how close **this** transfer function is to the **ideal** transfer function!

The **transition region** for this transfer function is very **small**; note that:

1.
$$V_{IL}$$
 is just a bit less than $V_{DD}/2$

2.
$$V_{IH}$$
 is just a bit more than $V_{DD}/2$

In fact, by taking the **derivative** of the transfer function, we can determine the **two points** on the transfer function (i.e., V_{IL} and V_{IH}) where the **slope** is equal to -1.0. I.E.:

$$v_{I}$$
 where $\frac{dv_{O}}{dv_{I}} = -1.0$

Taking this derivative and **solving** for v_I , we can determine **explicit** values for V_{IL} and V_{IH} (again, the **details** are in your **book**):

$$V_{IL} = \frac{1}{8} \left(3V_{DD} + 2V_{t} \right)$$
$$V_{IH} = \frac{1}{8} \left(5V_{DD} - 2V_{t} \right)$$

Jim Stiles

Now, recall earlier we determined that the CMOS inverter provides **ideal** values for V_{OL} and V_{OH} :

$$V_{OL} = 0.0$$

 $V_{OH} = V_{DD}$

Thus, we can determine the **noise margins** of a CMOS inverter:

$$\mathcal{NM}_{L} = V_{\mathrm{IL}} - V_{\mathrm{OL}}$$
$$= \frac{1}{8} (3V_{DD} + 2V_{\tau}) - 0.0$$
$$= \frac{1}{8} (3V_{DD} + 2V_{\tau})$$

and:

$$\mathcal{NM}_{\mathcal{H}} = \mathbf{V}_{OH} - \mathbf{V}_{IH}$$
$$= \mathcal{V}_{DD} - \frac{1}{8} (5 \mathcal{V}_{DD} - 2 \mathcal{V}_{\tau})$$
$$= \frac{1}{8} (3 \mathcal{V}_{DD} + 2 \mathcal{V}_{\tau})$$


Therefore, the two noise margins are **equal**, and thus we can say that the noise margin for a **CMOS** inverter is:

$$\mathcal{NM}_{L} = \mathcal{NM}_{\mathcal{H}} = \frac{1}{8} (3V_{DD} + 2V_{t})$$

Peak CMOS Current

Q: What do you mean, "peak CMOS current"? I thought that the drain current of a CMOS inverter was i_D=0??

A: The drain current i_D is zero specifically when $v_I = 0$ or $v_I = V_{DD}$. But, consider when v_I is some value between 0 and V_{DD} .




Note it is apparent from the **transfer function** that:

1. If $V_t < v_I < V_{DD}/2$, then Q_N is in *saturation* and Q_P is in **triode**.

2. If $v_I = V_{DD}/2$, then Q_N and Q_P are **both** in saturation.

3. If $V_{DD}/2 < v_I < (V_{DD} - V_{\tau})$, then Q_N is in **triode** and Q_P is in **saturation**.

Note that for each of these three cases, a conducting channel is present in both transistors Q_N and Q_P .



Q: I can't wait to find out the value of this peak current i^{peak} !!

A: The answer is rather obvious! The peak current occurs when $v_I = V_{DD}/2$. For that situation, we know that **both** transistor Q_N and Q_P are in **saturation**—and we **know** the current through a MOSFET when in saturation is:

" K times the excess gate voltage squared"

For this case, $v_{GSN} = v_I = V_{DD}/2$, thus:


$$i_{D}^{peak} = K_{n} \left(V_{GSN} - V_{tn} \right)^{2}$$
$$= K \left(V_{DD} / 2 - V_{t} \right)^{2}$$

If we wish to **minimize** the **dynamic** power dissipation P_D , then we need to **minimize** this current value (e.g., minimize K, or maximize V_t).


1/5



Note that **all** our analysis of a CMOS inverter has been for the case where the output is connected to an **open** circuit, for example:



Q: What happens if we **connect** the CMOS inverter output to **something**?




A: Note that know we have a very different circuit (e.g.,

$$i_{DP} \neq i_{DN}$$
). We must use CMOS model to analyze the circuit!
Let's again look at the case with
an open circuit at the output:
In this case, Q_P is in Triode and
 Q_N is in Cutoff.
In other words, the channel in
the NMOS device is not
conducting, but the channel in
the PMOS device is conducting.
Moreover, since v_{DSP} is small (i.e., $v_{DSO} = v_O - V_{DO} = 0 \leftarrow really$
small!!), we can use the channel resistance approximation:

$$\frac{-V_{DSP}}{i_{DP}} \approx r_{DSP} = \frac{-1}{2K(V_{ESP} - V_{PD})}$$
In other words, the channel in the PMOS device acts like a
resistor with resistance r_{DSP} ! Since $v_{ESP} = -V_{DD}$, we find:

$$r_{DSP} = \frac{-1}{2K(V_{DD} - V_{P})}$$

$$= \frac{1}{2K(V_{DD} - V_{P})}$$



From the model circuit, we see that:

$$i_{D} = i_{DP} = \frac{V_{DD} - 0}{r_{DSP} + R} = \frac{V_{DD}}{r_{DSP} + R}$$

$$i_{DN} = 0$$

$$v_{O} = i_{O} R = V_{DD} \left(\frac{R}{r_{DSP} + R}\right)$$

$$Q_{N}$$

$$Q$$

Note, if $R >> r_{DSP}$, then v_O will be slightly less than V_{DD} !

Note these are **approximate** values of i_{DP} and v_O , but if we solved the CMOS circuit directly (with **no** approximations), we would get answers **very** close to these.


In other words, the CMOS model is an accurate approximation provided that v_{DSP} is small enough.

Q: What happens if the input voltage to the CMOS inverter is high (i.e., $v_I = V_{DD}$)??

In that case, **PMOS** device is in **cutoff** and the **NMOS** device is in **triode**.

Therefore the CMOS model for this condition is:

4/5



VDD

r_{DS}


CMOS Propagation Delay

The CMOS model can likewise be used to estimate the propagation delay of a CMOS inverter.

To see how, consider a CMOS inverter with its **output** at **low** level $v_{\mathcal{O}}$ =0.0 (i.e., its input is $v_{\mathcal{I}}$ =5.0). The voltage across the **output capacitance** C is likewise **zero**:

> **Q:** *Output capacitance*?! *What on Earth is that?*

A: The output capacitance of a CMOS inverter is simply a value that represents the total capacitance associated with the inverter output. This includes the internal capacitances of the MOSFET devices, the wiring capacitance, and the capacitance of the device that the output is connected to!



+

 $V_{O}=0$

Figure 10.6 (p. 958) -Schematic showing all capacitances associated with the output of a CMOS inverter. Now, say the input of the inverter instantaneously **changes** to a low level $v_T = 0.0$. **Ideally**, the output would likewise **instantaneously** change to a high level $v_O = V_{DD}$. However, **because** of the output capacitance, the output voltage will **not** instantaneously change state, but instead will change "slowly" with time.

Specifically, using the **MOSFET model**, we can determine the output voltage as a **function of time**:

VDD

İc

 $v_{c}(t)$

r_{DSP}<

From KCL:

 $\frac{V_{DD} - V_{O}(t)}{r_{DSP}} = C \frac{d V_{O}(t)}{dt}$


resulting in the **differential** equation:

$$V_{DD} - v_{O}(t) - r_{DSP} C \frac{d v_{O}(t)}{dt} = 0$$


Solving this differential equation, using the initial condition $v_{c}(t) = 0.0$, we get:

$$V_{\mathcal{O}}(t) = V_{\mathcal{DD}}\left(1 - e^{-t/\tau}\right)$$

where τ is the time constant $\tau = r_{DSP} C$.



Q: But wait! Didn't you say earlier that if we increase K or decrease V_t , we will increase **peak current** i_D^{max} , and thus increase the dynamic **power dissipation** P_D ??



A: True! That is the dilemma that we face in all electronic design—increasing the speed (i.e., decreasing the propagation delay) typically results in higher power dissipation, and vice versa.

Our only option for decreasing the propagation delay without increasing the power dissipation is to decrease the output capacitance C!

Output capacitance C can be reduced only by decreasing the size of the MOSFET devices—making the devices smaller likewise make them faster!