5.5 Biasing in BJT Amplifier Circuits

Reading Assignment: 436-442

Now let's examine how we DC bias BJTs **amplifiers**!

HO: A GRAPHICAL ANALYSIS OF BJT AMPLIFIERS

If we don't bias properly, distortion can result!

EXAMPLE: AMPLIFIER DISTORTION

There is a classic bias circuit for BJT amplifiers; let's see what it is!

HO: DC BIASING USING A SINGLE POWER SUPPLY

We can also use a DC current source to bias the BJT.

HO: BJT BIASING USING A CURRENT SOURCE

Let's do an example DC bias design.

EXAMPLE: SINGLE-SUPPLY DC BIAS

Graphical Analysis of a BJT Amplifier V_{CC} Consider again this simple BJT amplifier: RC $- v_o(t) = V_o + v_o(t)$ R_{B} We note that for this CE amplifier, the **output** voltage is equal to the $v_i(t)$ collector-to-emitter voltage ($v_O(t) = v_{CF}(t)$). + $V_{_{BB}}$ Dept. of EECS Jim Stiles The Univ. of Kansas

y = m x + b

If we apply KVL to the collector-emitter leg, we find:

$$V_{CC} - i_C R_C - v_{CE} = 0$$

We can rearrange this to get an expression for the collector current i_c in terms of voltage v_{CE} (i.e., $i_c = f(v_{CE})$):



Note this is an equation of a line!







 $\uparrow i_c$

Sort of like the Grandview triangle

Q: How can the values for i_c and v_{cE} simultaneously be a point on the load line, and a point on the device (BJT) curve?

A: Easy! the values for i_c and v_{cE} lie at the point where the two curves intersect!



But it all depends on the input!

Of course, the values of i_c and v_{cE} depend on the **input** to the amplifier:

$$\boldsymbol{v}_{I}(t) = \boldsymbol{V}_{BB} + \boldsymbol{v}_{i}(t)$$

As the voltage $v_{I}(t)$ changes, so will the values i_{c} and v_{cE} .

Note, however, that the load line will not change—the slope $-1/R_c$ and y-intercept V_{cc}/R_c are independent of voltage $v_r(t)$.

What does change is the BJT relationship between i_c and v_{cE} .

For example, in active mode, the collector current i_c is **independent** of v_{cE} (we're ignoring the Early effect)!

However, the collector current i_c of a BJT is dependent on the voltage base-toemitter v_{BE} .

Thus, as $v_I(t)$ changes, so does v_{BE} , resulting in a **new** BJT relationship (curve) between i_C and v_{CE} .

ic changes as the input changes

Graphically, we can represent this as:

10

$$\boldsymbol{\nu}_{I3} = \boldsymbol{\nu}_{I}(\boldsymbol{t}_{3})$$

$$v_{I2} = v_I(t_2)$$

$$v_{I1} = v_I(t_1)$$

$$v_{CE}$$

where V_{I1} , V_{I2} , V_{I3} are three different input voltages such that $V_{I1} < V_{I2} < V_{I3}$.

Thus, as the **input** voltage $v_I(t)$ changes with time, the BJT i_c versus v_{cE} curve will change, and its **intersection** with the amplifier load line will change— i_c and v_{cE} will likewise be a function of **time**!

The operating point

Say that the small-signal input voltage is zero $(v_o(t) = 0)$.

In this case, the input voltage is simply a **constant** bias voltage $(v_{I}(t) = V_{BB})$.

The collector current and voltage collector-to-emitter are likewise **DC** bias values (I_c and V_{cE}).

The intersection of the two curves in this case define the **operating point** (bias point, Q point) of the amplifier.



What happens if you make *I*^B too large

- **Q:** I see! We know that a **large** DC collector current results in a **large** transconductance g_m —a result that is typically required for **large voltage gain**. It appears that we should make V_{BB} (and thus I_c) as large as possible, **right**?
- A: NO! There is a **big problem** with making the bias voltage V_{BB} too large—BJT **saturation** will result !





There's still a problem

A BJT in **saturation** makes a **poor** amplifier!

Q: Oh I see! We need to set bias voltage V_{BB} to be large, but **not** so large that we push the BJT into saturation, right?



A: NO!! There is a big problem with this strategy as well!

Remember, it is the **total** input voltage that will determine the BJT curve. If we DC bias the amplifier so that it is **nearly** in saturation, then even a small voltage v, can "push" the BJT into saturation mode.

<u>A little more than bias;</u> then a little less than bias

For **example**, recall that the small signal input $v_i(t)$ is an **AC** signal. In other words its time averaged (i.e., DC) value is **zero**, meaning that the value of $v_i(t)$ will effectively be **negative** half of the time and positive the other half.

Say then that the **magnitude** of the small signal input is limited to a value Δv_i :

 $|v_i(t)| \leq \Delta v_i$

So that:

$-\Delta v_i \leq v_i(t) \leq \Delta v_i$ for all time t

and thus:

$$V_{BB} - \Delta v_i \leq v_I(t) \leq V_{BB} + \Delta v_i$$
 for all time t

Let's now look at **three** scenarios for the small-signal input voltage v_i :

1)
$$v_i = -\Delta v_i$$
 2) $v_i = 0$ **3)** $v_i = +\Delta v_i$

We're hitting the floor

The resulting output voltage will of course be different for each case:



Look what happened here!

If the input small-signal is "large" and **positive**, the **total** input voltage (and thus total v_{BE}) will be **too large**, and thus push the BJT into **saturation**.

Distortion!!!!!!!

The output voltage in this case (when $v_I = V_{BB} + \Delta v_i$) will simply be equal to:

 $v_{O}(t) \approx 0.2$ (BJT saturated)

as opposed to the ideal value:

$$v_{O}(t) = V_{CE} + \Delta v_{o}$$
 (BJT active)

where $\Delta v_o = A_o \Delta v_i$. Note for this amplifier, the small-signal voltage gain A_o is **negative**, so that the value Δv_o is **also** negative:

$$\Delta \boldsymbol{v}_{o} = \boldsymbol{A}_{v_{o}} \Delta \boldsymbol{v}_{i} < \boldsymbol{0}$$

Since the BJT is in saturation during some portion of $v_i(t)$, the amplifier output signal will **not** look like the input signal—**distortion** will result!

I never said this was easy

Q: Now I get it! We need to make V_{BB} small, so that the BJT does not enter saturation, and the output signal is not distorted!

A: NO!! There is a problem with this too!



Now we're hitting the ceiling

If the **input** small-signal is "large" and **negative**, the **total** input voltage (and thus total v_{BE}) will be too **small**, and thus push the BJT into **cutoff**.

Note the collector current will be **zero** $(i_c = 0)$ when the BJT is in cutoff!

The **output** voltage in this case (i.e., when $v_I = V_{CE} - \Delta v_i$) will simply be equal to:

$$v_{O}(t) = V_{CC}$$
 (BJT cutoff)

as opposed to the ideal value:

$$v_{O}(t) = V_{CE} - \Delta v_{o}$$
 (BJT active)

where $\Delta v_o = A_o \Delta v_i$. Note for this amplifier, the small-signal voltage gain is **negative**, so that the value $-\Delta v_o$ is **positive**.

Since the BJT is in **cutoff** during some portion of $v_i(t)$, the amplifier output signal will **not** look like the input signal—**distortion** will result!

What do we do?

Q: Yikes! Is there **nothing** we can do to avoid signal distortion?

A: To get allow for the **largest** possible (distortion-free) output signal $v_o(t)$, we typically need to bias our BJT such that we are about **"half way"** between biasing the BJT in **saturation** and biasing the BJT in **cutoff**.

Note if the BJT is in saturation:

 $i_c \approx \frac{V_{cc}}{R_c}$

 $v_{cE} \approx 0.2 \text{ V}$

(BJT saturation)





The bias solution above is optimal for **this** particular amplifier design. **Other** amplifier designs will result in **other** optimal bias designs—it is up to **you** determine what they are.

Remember, the total voltage $v_{CE}(t)$ must be larger than 0.7 V for all time; otherwise saturation (and thus signal distortion will result).

Likewise, the **total** collector current $i_c(t)$ must be greater than zero for all time; other wise **cutoff** (and thus signal distortion) will result.

<u>Example: Amplifier</u> <u>Distortion</u>

Recall this circuit from a previous handout:



We found that the small-signal voltage gain is:

$$A_o = \frac{v_o(t)}{v_i(t)} = -66.7$$

Say the **input** voltage to this amplifier is:

 $v_i(t) = V_s \cos \omega t$

Q: What is the **largest** value that V_s can take without producing a **distorted** output?

A: Well, we know that the small-signal output is:

$$v_o(t) = A_{v_o} v_i(t)$$

= -66.7V_s cos wt

BUT, this is not the output voltage!

The **total** output voltage is the **sum** of the **small-signal** output voltage and the **DC** output voltage!

Note for this example, the **DC output** voltage is the **DC collector** voltage, and we recall we determined in an earlier handout that its value is:

$$V_{\mathcal{O}} = V_{\mathcal{C}} = 10 \text{ V}$$

Thus, the total output voltage is :

$$V_O(t) = V_O + V_o(t)$$

= 10.0 - 66.7 $V_s \cos \omega t$



Let's break the problem down into **two** separate problems:

1) If total output voltage $v_O(t)$ becomes too small, the BJT will enter saturation.

2) If total output voltage $v_O(t)$ becomes too large, the BJT will enter cutoff.

We'll first consider problem 1.

For the BJT to remain in active mode, $v_{CE}(t)$ must remain greater than 0.7 V for all time t (or equivalently $v_{CB}(t) > 0.0$).

From an earlier handout, we know that $V_E = 5.05$ V. The large **capacitor** on the emitter keeps this voltage **constant** with respect to time.

Therefore, the voltage $v_{CE}(t)$ will remain greater than 0.7 V only if the collector voltage $v_C(t)$ remains greater than 5.05 + 0.7 = 5.75 V. Note 5.75 is the base voltage V_B .

Of course, the collector voltage is also the output voltage $(v_O(t) = v_C(t))$, so that we can conclude that the **output** voltage must remain **larger** than V_B =5.75 V to remain in **active** mode:

$$5.75 < v_{O}(t) = 10 - 66.7 V_{s} \cos \omega t$$

In other words, the lower limit on the total output voltage is:

L = 5.75 V

Note that we can solve this equation to determine the maximum value of small-signal input magnitude V_s :

$$5.75 < 10 - 66.7V_s \cos wt$$

 $66.7V_s \cos wt < 4.25$
 $V_s \cos wt < 0.064$

Since coswt can be as large as 1.0, we find that the magnitude of the input voltage can be no larger than 64 mV, i.e.,

$$V_{s} < 0.064 \text{ V}$$

If the **input** magnitude exceeds this value, the BJT will (momentarily) leave the active region and enter the **saturation** mode!

Now let's consider problem 2

For the BJT to remain in **active** mode, the **collector** current must be **greater** than zero (i.e., $i_c > 0$). Otherwise, the BJT will enter **cutoff** mode.

Applying Ohm's Law to the collector resistor, we find the collector current is:

$$i_{c} = rac{V_{cc} - v_{o}}{R_{c}} = rac{15 - v_{o}}{5}$$

it is evident that collector current is **positive** only if $v_{O} < 15$ V.

In other words, the upper limit on the total output voltage is:

$$L_{\!_+} = 15.0 V$$

Since:

$$v_{\mathcal{O}}(t) = 10 - 66.7 V_s \cos \omega t$$

we can conclude that in order for the BJT to remain in **active** mode:

$$10-66.7V_{s}\cos\omega t > 15.0$$

Therefore, we find:

$$V_s \cos \omega t > \frac{-5.0}{66.7} = -0.0075$$

Since $\cos \omega t \ge -1$, the above equation means that the input signal magnitude V_s can be **no larger** than:

$$V_s < 75 \text{ mV}$$

If the input magnitude **exceeds** 75 mV, the BJT will (momentarily) leave the active region and enter the **cutoff** region!

†

In **summary**:

1) If $V_s > 64 \text{ mV}$, the BJT will at times enter saturation, and distortion will occur!

2) If $V_s > 75$ mV, the BJT will at times enter **cutoff**, and **even more** distortion will occur!

To demonstrate this, let's consider three examples:

1.
$$V_{s} < 64 \text{ mV}$$

The output signal in this case remains between V_{CC} =15.0 V and V_B =5.75 V for all time *t*. Therefore, the output signal is not distorted.



 $L_{+} = V_{CC} = 15 - 15$





2. 64 mV $< V_s < 75$ mV

† →

The output signal in this case remains less than V_{CC} =15.0 V for all time *t*. However, the small-signal output is now large enough so that the total output voltage at times tries to drop **below** $V_B = 5.75$ V (i.e., V_{CE} drops below 0.7 V). For these times, the BJT will enter saturation, and the output signal will be **distorted**.

$$L_{1} = V_{cc} = 15$$

 $\Lambda V_{-}(t)$

3.
$$V_s > 75 \text{ mV}$$

 $V_{o} = 10 -$

 $L_{-} = V_{\beta} = 5.75 -$

In this case, the small-signal input signal is sufficiently large so that the total output will attempt to exceed **both** limits (i.e., $V_{CC} = 15.0$ V and $V_B = 5.75$ V). Therefore, there are periods of time when the BJT will be in **cutoff**, and periods when the BJT will be in **saturation**.

4/6/2011 9/9 **Example Amplifier Distortion** $\uparrow v_o(t)$ $L_{+} = V_{CC} = 15 - ...$ $V_{o} = 10$ - $L_{-} = V_{B} = 5.75 -$ † For a given amplifier voltage gain, you must determine the largest possible input $v_i(t)$ that will produce a distortion-free output signal. To do this, you must determine the limits of the total output voltage. There will be two limits—one for saturation (L.) and one for cutoff (L.).

0

<u>D.C Biasing using a</u> <u>Single Power Supply</u>

The general form of a single-supply BJT amplifier biasing circuit is:



Just three goals

Generally, we have three goals in designing a biasing network:

1) Maximize Gain

Typically, we seek to set the operating point of the BJT amplifier such that the resulting small signal voltage gain is **maximized**.

However, we sometimes seek to set the bias point such that the **output** resistance is minimized, or the **input resistance** is maximized.

2) Maximize Voltage Swing

We seek to set the operating point of the BJT amplifier such that the maximum small signal output can a **large** as possible.

If we make V_{CE} too small, then the BJT will easily saturate, whereas if V_{CE} is too large, the BJT will easily cutoff.

This suddenly seems like a lot of goals

3) Minimize Sensitivity to changes in β

Manufacturing and temperature variances will result in significant changes in the value β .

We seek to design the bias network such that the amplifier parameters will be **insensitive** to these changes.

Q: You're kidding me right?

We're supposed to achieve **all** these goals with just **four** resistors?

A: Actually, the three design goals listed above are often in **conflict**.

We typically have to settle for a **compromise** DC bias design.

<u>How we maximize gain</u>

Let's take a closer look at each of the three design goals:

1) Maximize Gain

Typically, the small-signal voltage gain of a BJT amplifier will be proportional to transconductance g_m :

$A_{vo} \propto g_m$

Thus, to maximize the amplifier voltage gain, we must **maximize** the BJT transconductance.

Q: What does this have to do with D.C. biasing?

A: Recall that the transconductance depends on the DC collector current I_c :



Maximize that darn bias current!

Therefore the amplifier voltage gain is typically **proportional** to the DC collector current:

We of course can't decrease the thermal voltage V_7 , but we can design the bias circuit such that I_c is maximized.

 $A_{vo} \propto rac{I_{c}}{V_{ au}}$

To maximize A_{o} , maximize I_{c}

We don't want distortion!

2) Maximize Voltage Swing

Recall that if the DC collector voltage V_c is biased too close to V_{cc} , then even a small small-signal collector voltage $v_c(t)$ can result in a **total** collector voltage that is too **large**, i.e.:

$$V_{\mathcal{C}}(t) = V_{\mathcal{C}} + V_{\mathcal{C}}(t) \geq V_{\mathcal{C}}$$

In other words, the BJT enters cutoff, and the result is a distorted signal!

To avoid this (to allow $v_c(t)$ to be as large as possible without BJT entering cutoff), we need to bias our BJT such that the DC collector voltage V_c is as **small** as possible.

How to avoid cutoff

Note that the collector voltage is:

$$V_{c} = V_{cc} - R_{c} I_{c}$$

Therefore V_c is minimized by designing the bias circuit such that the DC collector current I_c is as **large** as possible.



A: Just a second! We must **also** consider the signal distortion that occurs when the BJT enters **saturation**.

But also avoid saturation

Saturation of course is avoided if the total voltage collector to emitter remains greater than 0.7 V, i.e.:

$$V_{CE}(t) = V_{CE} + V_{ce}(t) > 0.7 \text{ V}$$

Thus, to avoid BJT saturation—and the resulting signal distortion—we need to bias our BJT such that the DC voltage V_{CF} is as **large** as possible.

To minimize signal distortion, maximize V_{CE}

BJTs are pretty sensitive

3) Minimize Sensitivity to changes in β

We find that BJTs are very **sensitive** to temperature—specifically, the value of β is a function of temperature.

Likewise, the value of β is not particularly constant with regard to the manufacturing process.

We find that 100 otherwise "identical" BJTs will result have 100 different values of β !

Both of these facts lead to the requirement that our bias design be **insensitive** to the value of β .

Specifically, we want to design the bias network such that the DC bias currents (e.g., I_c) do **not** change values when β does.

 $\frac{d I_{c}}{d \beta}$

Mathematically, we can express this requirement as minimizing the value:

How do we determine this derivative?

Let's determine this derivative value for our standard bias network:





<u>You're always having fun</u> if you're doing calculus

If we **ASSUME** that the BJT is in active mode, then we **ENFORCE** the proper equalities and **ANALYZE** this circuit to find collector current I_c :

$$I_{C} = \frac{\beta \left(V_{BB} - 0.7 \right)}{\left(\beta + 1 \right) R_{E} + R_{B}}$$

We find therefore that:



Note then that:



Maximize that darn resistor!

In other words, if we wish to make the DC collector current **insensitive** to changes in β , we need to make:

We of course could accomplish this by making the **base resistance** $R_{B} = R_{I} || R_{2}$ small, but we will find out later that there are problems with doing this.

 $R_{\scriptscriptstyle F} \gg R_{\scriptscriptstyle B}$

Instead, we can minimize the circuit sensitivity to changes in β by maximizing the **emitter resistor** R_{E} .

To minimize $d \, I_{\mathcal{C}} / d \, \beta$, maximize $R_{\!\! E}$





What should Ic be?

Q: We have determined that the **product** $I_c R_c$ should be equal to $V_{cc}/3$.

We can of course accomplish this with a larger resistor R_c and a smaller current I_c , or a larger current I_c and a smaller resistor R_c . What should the value of I_c be?

A: Generally speaking, the value of the DC collector current I_{C} affects:

1) Voltage Gain $(g_m \to \infty \text{ as } I_c \to \infty)$.

2) Input Resistance $(r_{\pi} \rightarrow 0 \text{ as } I_{\mathcal{L}} \rightarrow \infty)$.

3) BJT Output Resistance $(r_o \rightarrow 0 \text{ as } I_c \rightarrow \infty)$.

4) Power Consumption ($P \to \infty$ as $I_{\mathcal{L}} \to \infty$).

5) Amplifier Bandwidth ($BW \rightarrow \infty$ " as $I_{\mathcal{C}} \rightarrow \infty$).

The "best" value of collector current I_c is a **trade** between these parameters.

There are two resistors left

Q: OK, we now have enough information to set I_c , V_c , and V_E , and thus resistors R_c and R_E .

But we still have **two** bias resistors left— R_1 and R_2 . How do we determine their values?

A: Well, we have found that reducing $R_{\beta} = R_1 \| R_2$ decreases the circuit sensitivity to $\beta \Rightarrow$ This is good!

But, we will find that reducing $R_{\beta} = R_1 ||R_2|$ will often decrease the amplifier input resistance $R_j \Rightarrow$ This is bad!

Also, we find that reducing $R_{_{B}} = R_{_{1}} \| R_{_{2}}$ will increase the power dissipation \Rightarrow This is also **bad**!

<u>Example: Single-</u> <u>Supply DC Bias</u>

Consider this small-signal amplifier:

Say we decide that the **DC collector current** should be $I_c = 5 \text{ mA}$.

Let's find the **resistor** values for R_1 , R_2 , R_c and R_E that properly **bias** this amplifier!

voltage into "thirds" so that:

$$V_E = V_{CC} / 3 = 5.0 \quad V$$

and

$$V_{c} = 2V_{cc}/3 = 10.0$$

Since we want $I_{c} = 5 \text{ mA}$, we find that the collector resistor must be:

$$R_{c} = \frac{V_{cc} - V_{c}}{I_{c}} = \frac{15 - 10}{5} = 1K$$

Likewise, the emitter resistor is:

$$\mathcal{R}_{\mathcal{E}} = \frac{\mathcal{V}_{\mathcal{E}}}{\mathcal{I}_{\mathcal{E}}} = \frac{\alpha}{\mathcal{I}_{\mathcal{C}}} \mathcal{V}_{\mathcal{E}} = \frac{5.0}{5.05} = 0.99 \mathcal{K} \cong 1 \mathcal{K}$$

Step 3: Choose I1 and find R1 and R2

Recall our "rule-of-thumb" for the current I_1 is:

$$0.1 I_{\mathcal{C}} < I_1 < I_{\mathcal{C}}$$

Let's pick a value in the middle, i.e.:

$$I_1 = 0.5 I_c = 2.5 \text{ mA}$$

Since we know that that the **base voltage** is approximately:

$$V_{\scriptscriptstyle B} \approx 0.7 + V_{\scriptscriptstyle F} = 5.7 ~{
m V}$$

and we know that the base current is:

$$I_{\beta} = \frac{I_{C}}{\beta} = \frac{5.0}{100} = 0.05 \text{ mA}$$

<u>BJT Biasing using</u> <u>a Current Source</u>

Another way to bias a BJT small signal amplifier is to use one voltage source and one current source. This biasing scheme has a number of important advantages:

1. The DC emitter current is **independent** of β or BJT temperature!

Therefore, the DC collector current $I_{c} = \alpha I_{E} \approx I_{E}$ is nearly independent of these parameters as well.

2. This means that the **emitter voltage** can be set at an arbitrarily low value!

Therefore, the output voltage swing can be much **larger** than an equivalent single-supply amplifier!

3. We can make resistors R_1 and R_2 large without making design sensitive to temperature and β .

 V_{cc}

R

R,

 V_{cc}

 V_{CE}

Τ

2/5

The current source:

not as easy as it appears

Note that **ideally**, we would set the emitter votage to **zero** ($V_{\mathcal{E}} = 0$), and thus the collector voltage to $V_{\mathcal{C}} = V_{\mathcal{CC}}/2$ to **maximize** the output swing (i.e., maximize the largest possible **undistorted** output signal).

Q: But, isn't it diddly darn difficult to actually build an **ideal** current source!?

A: True! For reasons we shall study later, most current sources require a minimum voltage across them in order to operate properly.

<u>Put collector voltage half way</u>

between floor and ceiling

Thus, our **bias rule** should be:

Make the DC emitter voltage V_{E} as small as possible (and still have the

current source work!).

Then set the **current source** to a value equal to the desired DC collector current (i.e., $I_c \approx I_E$):

$$I = I_F \approx I_C$$

To maximize the output voltage swing, we still want to place the DC collector voltage V_c half way between V_{cc} and V_E .

$$V_{C} = \frac{V_{CC} + V_{E}}{2}$$

The collector resistor therefore should be:

$$\mathcal{R}_{C} = \frac{\mathcal{V}_{CC} - \mathcal{V}_{C}}{\mathcal{I}_{C}} = \frac{\mathcal{V}_{CC} - \mathcal{V}_{C}}{\mathcal{I}} = \frac{\mathcal{V}_{CC} - \mathcal{V}_{E}}{2\mathcal{I}}$$

and

R1 and R2: same as before

The remaining resistors R_1 and R_2 are determined in the same manner as with the single-supply bias design, i.e.:

$$\boldsymbol{\mathcal{R}}_{1} = \frac{\boldsymbol{\mathcal{V}}_{CC} - \boldsymbol{\mathcal{V}}_{B}}{\boldsymbol{\mathcal{I}}_{1}}$$

$$R_2 = \frac{V_B}{I_2} \approx \frac{V_B}{I_1}$$

where the base voltage is approximately:

$$V_{B}=0.7+V_{E}$$

and the current I_1 is any value in the range:

<u>Just the kind of subtle</u> topic I might put on an exam

For **example**, say we wish to design a biasing network where:

$$I_{c} = 2 \, m A$$
 $V_{E} \ge 2.0 \, V$ $V_{cc} = 15.0 \, V$ $I_{1} = 0.5 \, I_{c}$

<u>Example: Single-</u> <u>Supply DC Bias</u>

Consider this small-signal amplifier:

Say we decide that the **DC collector current** should be $I_c = 5 \text{ mA}$.

Let's find the **resistor** values for R_1 , R_2 , R_c and R_E that properly **bias** this amplifier!

voltage into "thirds" so that:

$$V_E = V_{CC} / 3 = 5.0 \quad V$$

and

$$V_{c} = 2V_{cc}/3 = 10.0$$

Since we want $I_c = 5 \text{ mA}$, we find that the collector resistor must be:

$$R_{c} = \frac{V_{cc} - V_{c}}{I_{c}} = \frac{15 - 10}{5} = 1K$$

Likewise, the emitter resistor is:

$$\mathcal{R}_{\mathcal{E}} = \frac{\mathcal{V}_{\mathcal{E}}}{\mathcal{I}_{\mathcal{E}}} = \frac{\alpha}{\mathcal{I}_{\mathcal{C}}} \mathcal{V}_{\mathcal{E}} = \frac{5.0}{5.05} = 0.99 \mathcal{K} \cong 1 \mathcal{K}$$

Step 3: Choose I1 and find R1 and R2

Recall our "rule-of-thumb" for the current I_1 is:

$$0.1 I_{\mathcal{C}} < I_1 < I_{\mathcal{C}}$$

Let's pick a value in the middle, i.e.:

$$I_1 = 0.5 I_c = 2.5 \text{ mA}$$

Since we know that that the **base voltage** is approximately:

$$V_{\scriptscriptstyle B} \approx 0.7 + V_{\scriptscriptstyle F} = 5.7 ~{
m V}$$

and we know that the base current is:

$$I_{\beta} = \frac{I_{C}}{\beta} = \frac{5.0}{100} = 0.05 \text{ mA}$$

