



Dynamic Binary Optimization

- Introduction
- Application profiling
- Optimizing translation blocks
- Compatibility
- Code reordering
- Other code optimizations




Optimization Overview

- Identify frequently executed *hot* code regions
 - basic blocks
 - paths – indicate control flow
 - edges – approximation to paths
- Dynamic profiling
 - count execution frequencies
 - software or hardware implemented
- Form large translation blocks
 - traces and superblocks
- Schedule and optimize large blocks




Optimization Based On Profiling





Optimization Based On Profiling (2)





Program Behavior

- Many aspects of a program's behavior are predictable
 - branches, data values

```


                                R3 ← 100
loop:                          R1 ← mem(R2)           ; load from memory
                                Br found if R1 == -1    ; look for -1
                                R2 ← R2 + 4
                                R3 ← R3 - 1
                                Br loop if R3 != 0      ; loop closing branch
                                .
                                .
found:
```

- Backward branch primarily taken
- Forward branch mostly not taken



Branch Behavior


- Conditional branch predominantly decided one way
 - either taken or not taken





Branch Behavior (2)


- Most branches decided the same way as on previous execution
 - backward conditional branches are mostly taken
 - forward conditional branches taken less often





Other Program Behavior

- Some indirect jumps have a single target
 - others have several targets (e.g. returns)
- Predictability extends to data values
 - many instructions always produce the same result






Profiling

- Collect statistics about a program as it runs
 - branches (taken, not taken)
 - jump targets
 - data values
- Predictability allows these statistics to be used for optimizations in the future
- Profiling in a VM differs from traditional profiling used for compiler feedback



Conventional (*Offline*) Profiling


- Multiple passes through compiler
- Done at program development time
 - profile overhead is a small issue
- Can be based on global analysis





VM-Based (*Online*) Profiling



- Profile overhead is very important
 - profile time part of *total* execution time
- Limited view of program (no a priori global view)
 - profile probes cannot be carefully placed





Types of Profiles

- Block or node profiles
 - identify *hot* code blocks; fewer nodes than edges
- Edge profiles
 - more precise idea of program flow
 - block profile can be derived from edge profile





Collecting Profiles


- Instrumentation-based
 - software probes
 - slows down program more
 - requires less total time than sampling
 - hardware probes
 - less overhead than software
 - less well-supported in processors
 - typically event counters
- Sampling based
 - interrupt at random intervals and take sample
 - slows down program less
 - requires longer time to get same amount of data
 - not useful during interpretation



Profiling During Interpretation

Instruction function list


```
.  
branch_conditional(inst) {  
    B0 = extract(inst,25,5);  
    BI = extract(inst,20,5);  
    displacement = extract(inst,15,14) * 4;  
    .  
    .  
    // code to compute whether branch should be taken  
    .  
    .  
    profile_addr = lookup(PC);  
    if (branch_taken)  
        profile_cnt(profile_addr, taken)++;  
        PC = PC + displacement;  
    Else  
        profile_cnt(profile_addr, nottaken)++;  
        PC = PC + 4;  
}
```





Profiling Translated Code


- Software instrumentation in stub code





Sampling


- Set interval counter
- Interrupt when counter hits zero
- Sample PC at that point
- Gives block profile
- Could be modified to give edge profile







Improving Code Locality

- Provide more optimization opportunities.
- *Spatial* locality
 - consecutive memory accesses are adjacent
- *Temporal* locality
 - same memory access is repeated in near future
- Reasons for spatial and temporal locality
 - loops and sequential program flow





Improving Locality: Example






Improving Locality: Example (2)

- Little locality (spatial or temporal) in cache line that spans blocks E and F
- F seldom used
 - wasted I-cache space and I-fetch bandwidth
- Heavily used discontinuous code blocks
 - e.g., C and D
 - still wastes I-fetch bandwidth

E Br uncond	F _____	F _____	F _____
----------------	------------	------------	------------




Improving Locality: Rearrange Code





Improving Locality: Procedure Inlining


- *Inlining* – duplicate procedure body at call-site
- Partial inlining
 - follow dominant flow of control
 - not practical to find full procedure during dynamic incremental code discovery
- Disadvantages
 - increases code size
 - increases register pressure





Improving Locality: Traces

- Divide program into chunks
 - may contain multiple blocks
- Greedy Method
 - suitable for on-the-fly translation
 - start at hottest block not in trace
 - follow hottest edges
 - stop when trace reaches a certain size
 - stop when a block already in a trace is reached







Improving Locality: Traces (2)

- No redundancy
 - may reduce I-cache pressure
 - good for spatial locality
- Join points sometimes inhibit optimizations.
- Typically not used in optimizing VMs.






Improving Locality: Superblocks

- *Superblock* – One entry, multiple exits
- May contain redundant blocks (tail duplication)
- More commonly used by dynamic optimizers
 - better branch prediction
 - less constraints on optimizations






Superblocks: Example





Optimization Strategy





Optimization and Compatibility

- Requirements for compatibility
 - isomorphism of user/privilege mode control transfer points
 - isomorphism of guest state at the control transfer points
- Optimizations can affect the visibility of traps
 - reordering instructions may affect where traps occur
 - adding/eliminating instructions may affect if traps occur
- *Trap compatibility*
 - trap during native execution of source instruction also occurs during emulation of corresponding target instruction
 - trap observed during emulation should also occur in the corresponding source instruction



Optimization and Compatibility (2)

- Trap compatibility*

<i>Source</i>		<i>Target</i>	
...		...	
$r4 \leftarrow r6 + 1$		$R4 \leftarrow R6 + 1$	<i>Remove</i>
$r1 \leftarrow r2 + r3 \rightarrow \text{trap?}$		$R1 \leftarrow R4 + R5$	<i>dead</i>
$r1 \leftarrow r4 + r5$		$R6 \leftarrow R1 * R7$	<i>assignment</i>
$r6 \leftarrow r1 * r7$			

- Memory and register state compatibility*

- consistent program state on guest and native platform at each control transfer point

<i>Source</i>		<i>Target</i>	<i>Target with saved reg. state</i>
...	
$r1 \leftarrow r2 + r3$		$R1 \leftarrow R2 + R3$	$R1 \leftarrow R2 + R3$
$r9 \leftarrow r1 + r5$	<i>reschedule</i>	$R6 \leftarrow R1 * R7$	$S1 \leftarrow R1 * R7$
$r6 \leftarrow r1 * r7$		$R9 \leftarrow R1 + R5 \rightarrow \text{trap?}$	$R9 \leftarrow R1 + R5$
$r3 \leftarrow r6 + 1$		$R3 \leftarrow R6 + 1$	$R6 \leftarrow S1$
...		...	$R3 \leftarrow S1 + 1$
			...



Code Reordering

- Important aspect of several optimizations
 - especially for pipelined RISC, and VLIW processors
 - reduce pipeline stalls and functional unit latencies
- Primitive instruction reordering issues
 - consider reordering pairs of instructions
 - divide instructions into basic categories



Instruction Categories



- *reg* updates – instructions updating registers
- *memory* updates – instructions updating memory
- *branch* instructions – transfer of control instructions
- *join* point – points where jump/branch enter code sequence (only for traces)

```
...  
R1  $\sqsupset$  mem(R6)      reg  
R2  $\sqsupset$   mem(R6 +4)   reg  
R3  $\sqsupset$   R1 + 1       reg  
R4  $\sqsupset$   R1 << 2      reg  
Br exit; if R7 == 0  br  
R7  $\sqsupset$   R7 + 1       reg  
mem (R6)  $\sqsupset$   R3      mem
```



Moving Instructions Below Branches

- Duplicate compensation code at the exit point.
- Pretty straightforward.
- Works for registers as well as memory state.




```
...  
R1 ← mem(R6)  
R2 ← mem(R6+4)  
R3 ← R1 + 1  
R4 ← R1 << 2  
Br exit if R7 == 0  
R7 ← R7 + 1  
mem(R6) ← R3
```

```
...  
R1 ← mem(R6)  
R2 ← mem(R6+4)  
R3 ← R1 + 1  
Br exit if R7 == 0  
R4 ← R1 << 2  
R7 ← R7 + 1  
mem(R6) ← R3
```



Moving Instructions Above Branches

- Use *checkpoint* for moving reg instructions
 - calculate *reg* update in a temporary register
 - if branch taken, real register is unmodified
 - if instruction traps, all register state unmodified



```
...
R2 ← R1 << 2
Br exit if R8 == 0
R6 ← R7 * R2
mem(R6) ← R3
R6 ← R2 + 2
```


```
...
R2 ← R1 << 2
T1 ← R7 * R2
Br exit if R8 == 0
R6 ← T1
mem(T1) ← R3
R6 ← R2 + 2
```

```
...
R2 ← R1 << 2
T1 ← R7 * R2
Br exit if R8 == 0
mem(T1) ← R3
R6 ← R2 + 2
```




Moving Instructions Above Branches

- Moving stores above branches breaks memory state compatibility
 - what if exit branch is taken ?
 - difficult to replicate memory state!





```
...  
R2 ← R1 << 2  
T1 ← R7 * R2  
Br exit if R8 == 0  
mem(T1) ← R3  
R6 ← R2 + 2
```



Moving Code Above Join Points

- Similar to previous case of branches
- Straightforward, compensation is via duplication



...
R1 ← R1 + 1
R7 ← mem(R6)
R7 ← R7 + 1
...



R7 ← mem(R6)

...
R1 ← R1 + 1
R7 ← mem(R6)
R7 ← R7 + 1
...



Moving Code Below Join Point



- Should not be done in most cases.
- No way to compensate if the join is taken.





Movement in Straight Line Code

- Can be done via *checkpointing* registers




```
...  
R1 ← R1 * 3  
mem(R6) ← R1  
R7 ← R7 << 3  
R9 ← R7 + R2  
...
```

```
...  
R1 ← R1 * 3  
T1 ← R7 << 3  
mem(R6) ← R1  
R7 ← T1  
R9 ← T1 + R2  
...
```



Movement in Straight Line Code

- Hoisting stores breaks memory state compatibility
 - unless there is a way to back up store instructions
 - expensive





Instruction Reordering – Summary

<i>first</i>	<i>reg</i>	<i>mem</i>	<i>br</i>	<i>join</i>
<i>second</i>				
<i>reg</i>	extend live range of reg instruction	extend live range of reg instruction	extend live range of reg instruction	add compensation code at entrance
<i>mem</i>	not allowed	not allowed	not allowed	add compensation code at entrance
<i>br</i>	add compensation code at branch exit	add compensation code at branch exit	Not allowed (changes control flow)	Not allowed (changes control flow)
<i>join</i>	Not allowed (can only be done in rare cases)	Not allowed (can only be done in rare cases)	Not allowed (changes control flow)	no effect



Optimizations

- Basic local optimizations
 - applied within translation blocks
 - can even optimize statically optimized code further
 - *constant propagation, constant folding, strength reduction, dead-assignment elimination, cse, register assignment, etc.*
 - compatibility issues verified on a case-by-case basis
- Inter-superblock optimizations
 - go across basic blocks
- ISA-specific optimizations
 - *if conversion, instruction alignment*



Static Vs Dynamic Optimizations

- Advantages of dynamic optimizations
 - availability of runtime profile information (specialization)
 - ability to see the whole program post-link-time
 - ability to detect and optimize program *phases*
- Disadvantages
 - compilation time adds to total execution time
 - apply low-overhead conservative optimizations
 - only apply local optimizations
 - high level semantic information may not be available
 - exception, HLL (Java) Vms